Distributed by:



## www.Jameco.com + 1-800-831-4242


The content and copyrights of the attached material are the property of its owner.

### SN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES


SCLS227H - OCTOBER 1995 - REVISED SEPTEMBER 2002

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


SN54AHC00 . . . J OR W PACKAGE **SN74AHC00...** D, DB, DGV, N, NS, **OR PW PACKAGE** (TOP VIEW)



SN74AHC00 . . . RGY PACKAGE (TOP VIEW)



SN54AHC00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### description/ordering information

The 'AHC00 devices perform the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74AHC00RGYR	HA00
	PDIP – N	Tube	SN74AHC00N	SN74AHC00N
	SOIC - D	Tube	SN74AHC00D	AHC00
–40°C to 85°C	3010 - 0	Tape and reel	SN74AHC00DR	AllCoo
	SOP – NS	Tape and reel	SN74AHC00NSR	AHC00
	SSOP – DB	Tape and reel	SN74AHC00DBR	HA00
	TSSOP – PW	Tape and reel	SN74AHC00PWR	HA00
	TVSOP – DGV	Tape and reel	SN74AHC00DGVR	HA00
	CDIP – J	Tube	SNJ54AHC00J	SNJ54AHC00J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC00W	SNJ54AHC00W
	LCCC – FK	Tube	SNJ54AHC00FK	SNJ54AHC00FK

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS227H - OCTOBER 1995 - REVISED SEPTEMBER 2002

## FUNCTION TABLE (each gate)

INP	JTS	OUTPUT					
Α	В	Y					
Н	Н	L					
L	X	Н					
Х	L	Н					

### logic diagram, each gate (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): D package	
(see Note 2): DB package	
(see Note 2): DGV package	
(see Note 2): N package	
(see Note 2): NS package	
(see Note 2): PW package	
(see Note 3): RGY package	
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-5.

### recommended operating conditions (see Note 4)

			SN54A	SN54AHC00		AHC00 SN74AHC00			UNIT
			MIN	MAX	MIN	MAX	UNII		
Vcc	Supply voltage		2	5.5	2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5		1.5				
VIН	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V		
		V <sub>CC</sub> = 5.5 V	3.85		3.85				
		V <sub>CC</sub> = 2 V		0.5		0.5			
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	0.9	V			
		V <sub>CC</sub> = 5.5 V		1.65		1.65			
٧ı	Input voltage		0	5.5	0	5.5	V		
٧o	Output voltage		0	VCC	0	VCC	V		
		V <sub>CC</sub> = 2 V		-50		-50	μΑ		
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	A		
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA		
		V <sub>CC</sub> = 2 V		50		50	μΑ		
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mΛ		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	20/1/		
ΔυΔν	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			20		20	ns/V		
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST COMPLETIONS	, , , , , , , , , , , , , , , , , , ,	T <sub>A</sub> = 25°C			SN54AHC00		SN74AHC00		
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
$V_{OL}$		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
l <sub>l</sub>	$V_I = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1		±1*		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF

 $<sup>^{*}</sup>$  On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .



### SN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS227H - OCTOBER 1995 - REVISED SEPTEMBER 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54A	HC00	SN74A	HC00	UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	Y	Y C <sub>L</sub> = 15 pF		5.5*	7.9*	1*	9.5*	1	9.5	nc
<sup>t</sup> PHL					5.5*	7.9*	1*	9.5*	1	9.5	ns
<sup>t</sup> PLH	A or B		C: - 50 pE		8	11.4	1	13	1	13	nc
<sup>t</sup> PHL		r	С <sub>L</sub> = 50 pF		8	11.4	1	13	1	13	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	ղ = 25°C	;	SN54A	HC00	SN74A	HC00	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	Y	Y C <sub>L</sub> = 15 pF		3.7*	5.5*	1*	6.5*	1	6.5	
t <sub>PHL</sub>	AOIB				3.7*	5.5*	1*	6.5*	1	6.5	ns
t <sub>PLH</sub>	A or D	Y CL:	V C. 50 pF		5.2	7.5	1	8.5	1	8.5	20
<sup>t</sup> PHL	A or B		Y $C_L = 50 \text{ pF}$		5.2	7.5	1	8.5	1	8.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)


	PARAMETER			SN74AHC00		
	PARAMETER	MIN	TYP	MAX	UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V	
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3	-0.8	V	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic VOH		4.6		V	
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V	
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V	

NOTE 5: Characteristics are for surface-mount packages only.

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>Dd</sub> Power dissipation capacitance	No load,	f = 1 MHz	9.5	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated