# LAMDA: Learning-Assisted Multi-Stage Autotuning for FPGA Design Closure

Ecenur Ustun, Shaojie Xiang, Jinny Gui, Cunxi Yu, Zhiru Zhang

Electrical and Computer Engineering, Cornell University







Timing distribution for various tool configurations and timing constraints



- InTime [Kapre et al., FPGA'15] [Yanghua et al., FPL'16]
- DATuner [Xu et al., FPGA'17]
- Nautilus [Papamichael et al., DAC'15]









## **ML-Based Timing Estimation Framework**



Design Stage	Feature Type	Design-Specific Features		
Logic Synthesis, Technology Mapping,	Resource	#ALM, #LUT, #registers, #DSP, #I/O pins, #fan-out, etc.		
and Packing	Timing	WS, TNS		

## LAMDA: Learning-Assisted Multi-Stage Design Autotuning



LAMDA – Evaluation I						Online learning?	
					Yes	No	
Design	#ALUT	#FF	#DSP	Leveraging design- specific features from early stages?	Yes	online-multi (LAMDA)	offline-multi
dscg	6246	1679	4		No	online-single	offline-single

#### **Global Best**



On average;

- 5.43*x* speedup compared to DATuner\*
- 4.38*x* speedup compared to offline-single

\* DATuner [Xu et al., FPGA'17]



## **LAMDA – Evaluation II**



Estimated versus actual QoR of design points visited

#### LAMDA: Learning-Assisted Multi-Stage Autotuning for FPGA Design Closure

Ecenur Ustun, Shaojie Xiang, Jinny Gui, Cunxi Yu, Zhiru Zhang

Electrical and Computer Engineering, Cornell University

Thank you!



