

# Section 29. Real-Time Clock and Calendar (RTCC)

## HIGHLIGHTS

This section of the manual contains the following topics:

29.1	Introduction	
29.2	Status and Control Registers	
29.3	Modes of Operation	
29.4	Alarm	
29.5	Interrupts	
29.6	Operation in Power-Saving and Debug modes	
29.7	Effects of Various Resets	
29.8	Peripherals Using the RTCC Module	
29.9	Design Tips	
29.10	Related Application Notes	
29.11	Revision History	

29

**Note:** This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all PIC32 devices.

Please consult the note at the beginning of the "**Real-Time Clock and Calendar** (**RTCC**)" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

## 29.1 INTRODUCTION

This section discusses the Real-Time Clock and Calendar (RTCC) hardware module, available on PIC32 devices, and its operation. Listed below are some of the key features of this module:

- Time in hours, minutes and seconds
- 24-hour format (military time)
- Visibility of one-half second period
- Provides calendar for weekday, date, month and year
- Alarm configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month, one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat
- Year range from 2000 to 2099
- · Leap year correction
- Binary Coded Decimal (BCD) format for smaller firmware overhead
- Optimized for long term battery operation
- Fractional second synchronization
- · User calibration of the clock crystal frequency with auto-adjust
- Calibration range of ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requires external 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on the RTCC pin

This module provides real-time clock and calendar functions. The RTCC is intended for applications where accurate time must be maintained for extended periods with minimum to no intervention from the CPU. The module is optimized for low-power usage in order to provide extended battery life while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099. The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.

Figure 29-1 illustrates the block diagram of the RTCC module.



## 29.2 STATUS AND CONTROL REGISTERS

The RTCC module includes the following Special Function Registers (SFRs):

• RTCCON: RTC Control Register<sup>(1)</sup>

The RTCCON register controls the operation of the RTCC module.

RTCALRM: RTC ALARM Control Register<sup>(1)</sup>

The RTCALRM register controls the alarm functions of the RTCC module.

- **RTCTIME: RTC Time Value Register**<sup>(1)</sup> The RTCC Time register sets the Hour, Minutes and Seconds fields.
- RTCDATE<sup>:</sup> RTC Date Value Register<sup>(1)</sup>
   The RTCC Date register sets the Year, Month, Day and Weekday fields.
- ALRMTIME: Alarm Time Value Register The RTCC Alarm Time register sets the Alarm Hour, Minutes and Seconds fields.
- ALRMDATE: Alarm Date Value Register
   The RTCC Alarm Date register sets the Alarm Month, Day and Weekday fields.

The following table summarizes all related RTCC registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
RTCCON <sup>(1,2,3)</sup>	31:24	—	_	_	_	—	_	CAL<	:9:8>
	23:16				CAL<7:	0>			
	15:8	ON	FRZ	SIDL	—	—	—	—	—
	7:0	RTSECSEL	RTCCLKON	—	—	RTCWREN	RTCSYNC	HALFSEC	RTCOE
RTCALRM <sup>(1,2,3)</sup>	31:24	—	—	—	—	—	—	—	—
	23:16	—	—	—	—	—	—	—	—
	15:8	ALRMEN	CHIME	PIV	ALRMSYNC		AMASK	<3:0>	
	7:0				ARPT<7	/:0>			
RTCTIME <sup>(1,2,3)</sup>	31:24	—	—	HR1	HR10<1:0> HR01<3:0>				
	23:16	—		MIN10<2:0>		MIN01<3:0>			
	15:8	—	SEC10<2:0>			SEC01<3:0>			
	7:0	—	—	—	—	—	—	—	—
RTCDATE <sup>(1,2,3)</sup>	31:24		YEAR1	0<3:0>		YEAR01<3:0>			
	23:16	_	—	— — MONTH10			MONTHO	1<3:0>	
	15:8	—	—	DAY1	0<1:0>	DAY01<3:0>			
	7:0	_	—		_	—	W	/DAY01<2:0>	>
ALRMTIME <sup>(1,2,3)</sup>	31:24	—	—	HR1	0<1:0>		HR01<	:3:0>	
	23:16	—		MIN10<2:0>		MIN01<3:0>			
	15:8	—		SEC10<2:0>	•		SEC01	<3:0>	-
	7:0	—	—		—	—		—	
ALRMDATE <sup>(1,2,3)</sup>	31:24	—	—	—	—	—	—	—	—
	23:16	—	—	—	MONTH10		MONTHO	1<3:0>	
	15:8	—	—	DAY1	0<1:0>		DAY01	<3:0>	
	7:0	—	—	—	—	— WDAY01<2:0>			

Table 29-1: RTCC SFR Summary

**Legend:** — = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

**Note 1:** This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., RTCCONCLR). Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

2: This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the register name (e.g., RTCCONSET). Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

3: This register has an associated Invert register at an offset of 0xC bytes. These registers have the same name with INV appended to the end of the register name (e.g., RTCCONINV). Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Register 2	29-1:	RTCCON: R	RTC Control R	legister <sup>(1)</sup>					
U-0		U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_		_	—	—	—	—	CAL<	<9:8>	
bit 31								bit 24	
[									
R/W-0	)	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				CAL	.<7:0>				
bit 23								bit 16	
		D/M/ O	DAMO	11.0	11.0			11.0	
CNI(2,3	) 5)		R/W-U	0-0	0-0	0-0	0-0	0-0	
bit 15	,	ΓΚΖ' ΄	SIDL		—	—	_	— bit 8	
DIL 15								DILO	
R/W-0	)	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0	
RTSECS	(5)	RTCCLKON	_	_	RTCWREN <sup>(6)</sup>	RTCSYNC	HALFSEC <sup>(7)</sup>	RTCOE <sup>(8)</sup>	
bit 7								bit 0	
Legend:									
R = Read	able b	bit	W = Writable	bit	P = Programma	able bit	r = Reserved	bit	
U = Unim	pleme	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknowr	ו)			
bit 31-26 bit 25-16 bit 15	<ul> <li>31-26 Unimplemented: Read as '0'</li> <li>25-16 CAL&lt;9:0&gt;: RTC Drift Calibration bits, which contain a signed 10-bit integer value 011111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute</li> <li>.</li> <li< th=""></li<></ul>								
		1 = RTCC mc 0 = RTCC mc	odule is enable odule is disabl	ed ed					
bit 14		<b>FRZ:</b> Freeze i 1 = When the 0 = When the	in Debug Mod e emulator is ir e emulator is ir	e bit <sup>(4)</sup> n Debug mode n Debug mode	e, module freezes e, module continu	operation les operation			
Note 1: 2: 3: 4: 5: 6: 7: •	This The Whe SYS FRZ Requ The This	register is response ON bit is only on using the 1: CLK cycle imm is writable in I uires RTCOE = RTCWREN bit bit is read-only	et only on a Po writable when 1 PBCLK divis nediately follow Debug Excepti == 1 (RTCCOI t can be set or y. It is cleared	ower-on Rese RTCWREN = or, the user's wing the instru- on mode only N<0>) for the hly when the v to '0' on a write (RTCCON-1	t (POR). 1. software should r action that clears t is forced to '0' output to be active write sequence is te to the seconds 5.) to produce the	not read/write the module's ( in normal more, enabled, bit fields (RT)	the peripheral's DN bit. de. CTIME<14:8>).	SFRs in the	

29

Register 29-1:	RTCCON: RTC Control Register <sup>(1)</sup> (Continued)
bit 13	SIDL: Stop in Idle Mode bit
	1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode
	0 = Continue normal operation in Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(5)</sup>
	1 = RTCC Seconds Clock is selected for the RTCC pin
	0 = RTCC Alarm Pulse is selected for the RTCC pin
bit 6	RTCCLKON: RTCC Clock Enable Status bit
	1 = RTCC Clock is actively running
	0 = RTCC Clock is not running
bit 5-4	Unimplemented: Read as '0'
bit 3	RTCWREN: RTC Value Registers Write Enable bit <sup>(6)</sup>
	1 = RTC Value registers can be written to by the user
	0 = RTC Value registers are locked out from being written to by the user
bit 2	RTCSYNC: RTCC Value Registers Read Synchronization bit
	1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid
	Cata read
	0 = RTC Value registers can be read without concern about a rollover ripple
bit 1	HALFSEC: Half-Second Status bit <sup>(7)</sup>
	1 = Second half period of a second
	0 = First half period of a second
bit 0	RTCOE: RTCC Output Enable bit <sup>(8)</sup>
	1 = RTCC clock output enabled – clock presented onto an I/O
	0 = RTCC clock output disabled

**Note 1:** This register is reset only on a Power-on Reset (POR).

**2:** The ON bit is only writable when RTCWREN = 1.

**3:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

- 4: FRZ is writable in Debug Exception mode only, it is forced to '0' in normal mode.
- **5:** Requires RTCOE == 1 (RTCCON<0>) for the output to be active.
- 6: The RTCWREN bit can be set only when the write sequence is enabled.
- 7: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).
- 8: This bit is ANDed with the ON bit (RTCCON<15>) to produce the effective RTCC output enable.

Register 29	9-2: RTCALRM	: RTC ALARI	M Control Registe	r <sup>(1)</sup>			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		—	_	—	_	_
bit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN <sup>(2</sup>	<sup>2,3)</sup> CHIME <sup>(3)</sup>	PIV <sup>(3)</sup>	ALRMSYNC <sup>(4)</sup>		AMASK	<3:0> <sup>(3)</sup>	
bit 15							bit 8
PAN 0	D/W/ O	D/M/O	D/M/ O		P/M/ 0	D/M/ O	D/M/ 0
N/ W-U	R/W-0	N/W-0	ARPT<7:	)>(3)	N/W-0	N/ VV-U	N/W-U
bit 7			700 187.0				bit 0
bit 31-16	Unimplemen	ited: Read as	6 '0'		' <u>'</u>		
bit 15	ALRMEN: AL	arm Enable b	it <sup>(2,3)</sup>				
	1 = Alarm is 0 = Alarm is	disabled					
bit 14	CHIME: Chin	ne Enable bit	3)				
	1 = Chime is 0 = Chime is	enabled – Al	RPT<7:0> is allowe	d to rollover t	from 0x00 to 0	xFF	
bit 13	PIV: Alarm P	ulse Initial Va	ue bit <sup>(3)</sup>				
	When ALRM	EN = 0, $PIV$ is EN = 1 $PIV$ is	s writable and deter	mines the ini	tial value of the	e Alarm Pulse. Pulse	
bit 12		: Alarm Svnc	bit <sup>(4)</sup>				
	1 = ARPT<7 The ARF multiple 0 = ARPT<7 RTC cloc	:0> and ALRI PT must be re bits may be c :0> and ALRI cks away from	MEN may change a ad repeatedly until hanging, which are MEN can be read wi n a half-second rollo	as a result of a the same va then synchro ithout concern over	a half second r lue is read twic onized to the Pl ns of rollover b	ollover during a ce. This must b B clock domair ecause the pre	a read. be done since 1 scaler is > 32
Note 1:	This register is res	set only on a	Power-on Reset (P	OR).			
2:	Hardware clears t CHIME = $0$	he ALRMEN	bit anytime the alar	m event occu	urs, when ARP	T<7:0> = 00 ar	nd
3:	This field should r	not be written	when the RTCC OI	N bit = '1' (RT	ГCCON<15>) a	and ALRMSYN	<b>C</b> = 1.
4.	This assumes a C		avaauta in laac that		, -		

4: This assumes a CPU read will execute in less than 32 PBCLKs.

Register 29	-2: RTCALRM: RTC ALARM Control Register <sup>(1)</sup> (Continued)
bit 11-8	AMASK<3:0>: Alarm Mask Configuration bits <sup>(3)</sup>
	0000 = Every half-second
	0001 = Every second
	0010 = Every 10 seconds
	0011 = Every minute
	0100 = Every 10 minutes
	0101 = Every hour
	0110 = Once a day
	0111 = Once a week
	1000 = Once a month
	1001 = Once a year (except when configured for February 29, once every four years)
	1010 = Reserved; do not use
	1011 = Reserved; do not use
	11xx = Reserved; do not use
bit 7-0	ARPT<7:0>: Alarm Repeat Counter Value bits <sup>(3)</sup>
	11111111 = Alarm will trigger 256 times
	•
	•
	•
	0000000 =  Alarm will trigger one time
	The counter decrements on any alarm event. The counter only rolls over from $0x00$ to $0xFF$ if CHIME = 1.
Note 1:	This register is reset only on a Power-on Reset (POR).

- 2: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
- **3:** This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
- 4: This assumes a CPU read will execute in less than 32 PBCLKs.

Register 29-3:	RTCTIME: F	RTC Time Valu	e Register <sup>(1)</sup>					
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
		HR10	HR10<1:0>			IR01<3:0>		
bit 31	·						bit 24	
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
_		MIN10<2:0>			MINO	1<3:0>		
bit 23							bit 16	
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
		SEC10<2:0>			SECO	)1<3:0>		
bit 15							bit 8	
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0	
		—		_		—		
DIT /							DIt U	
Legend:								
R = Readable	bit	W = Writable	bit	P = Program	mable bit	r = Reserved	bit	
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknov	wn)			
-								
bit 31-30	Unimplemen	ted: Read as 'd	)'					
bit 29-28	HR10<1:0>: E	Binary-Coded D	Decimal Value	of Hours bits,	10 digits; conta	ins a value fror	n 0 to 2	
bit 27-24	HR01<3:0>: E	Binary-Coded D	Decimal Value	of Hours bits,	1 digit; contain	s a value from (	) to 9	
bit 23	Unimplemen	ted: Read as 'd	)'					
bit 22-20	MIN10<2:0>:	Binary-Coded	Decimal Value	of Minutes bit	ts, 10 digits; co	ntains a value f	rom 0 to 5	
bit 19-16	MIN01<3:0>:	Binary-Coded	Decimal Value	of Minutes bit	ts, 1 digit; conta	ains a value fro	m 0 to 9	
bit 15	Unimplemen	ted: Read as '0	)'					

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1 digit; contains a value from 0 to 9bit 7-0Unimplemented: Read as '0'

**Note 1:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	YEAR1	0<3:0>		YEAR01<3:0>				
bit 31							bit 24	
11-0	11-0	11-0	R/W-x	R/\/.x	R/W-x	R/M-x	R/M-x	
			MONTH10			101~3.0>		
bit 23			MONTINO		MONT	101 < 0.02	bit 16	
						D 44/	DAM	
0-0	0-0	R/W-X	R/W-x	R/W-x	R/VV-X	R/W-x	R/W-x	
	—	DAY1	0<1:0>		DAYO	1<3:0>		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
_	—	—	—	—		WDAY01<2:0>		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	P = Program	mable bit	r = Reserved	bit	
U = Unimplen	nented bit	-n = Bit Value	e at POR: ('0', '1	', x = Unknov	vn)			
bit 31-28	YEAR10<3:0	>: Binary-Code	ed Decimal Valu	e of Years bits	s, 10 digits			
bit 27-24	YEAR01<3:0	>: Binary-Code	ed Decimal Valu	e of Years bits	s, 1 digit			
bit 23-21	Unimplemen	ted: Read as '	'0'					
bit 20	<b>MONTH10</b> : B	inary-Coded D	Decimal Value of	Months bits,	10 digits; conta	ins a value fro	m 0 to 1	
bit 19-16	MONTH01<3	:0>: Binary-Co	oded Decimal Va	lue of Months	s bits, 1 digit; co	ontains a value	from 0 to 9	
bit 15-14	Unimplemen	ted: Read as '	ʻ0'					
bit 13-12	DAY10<1:0>:	Binary-Codeo	d Decimal Value	of Days bits,	10 digits; conta	ins a value froi	m 0 to 3	
bit 11-8	DAY01<3:0>:	Binary-Codec	d Decimal Value	of Days bits,	1 digit; contains	s a value from	0 to 9	
bit 7-3	Unimplemen	ted: Read as '	ʻ0 <b>'</b>					
bit 2-0	WDAY01<2:0	>: Binary-Cod	led Decimal Valu	e of Weekda	ys bits,1 digit; c	ontains a value	e from 0 to 6	

## Register 29-4: RTCDATE: RTC Date Value Register<sup>(1)</sup>

**Note 1:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

Register 29-5:	ALRMIIME: Alarm lime value register								
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	_	HR10	<1:0>	HR01<3:0>					
bit 31							bit 24		
11-0		ΡΛΛ/-ν	P/M-y			P/M-v	P/M/-v		
	IN/ VV-A	MIN10<2:0>	I \/ V V - X		MINO	1<3.0>			
bit 23		1011012.02				140.02	bit 16		
		DAA	<b>D</b> 444		DAA				
0-0	R/W-X	R/W-x	R/VV-X	R/W-x	R/W-X	R/VV-X	R/W-X		
—		SEC10<2:0>		SEC01<3:0>					
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	—		—	_	—	—		
bit 7							bit 0		
Lenend									
Legena:	.,								
R = Readable b	Dit	VV = VVritable I	DIt	P = Program	imable bit	r = Reserved	bit		
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknov	wn)				
bit 31-30	Unimpleme	nted: Read as '0	)'						
bit 29-28	HR10<1:0>:	Binary Coded D	ecimal value o	of hours bits, 1	0 digits; contai	ns a value from	1 0 to 2		
bit 27-24	HR01<3:0>:	Binary Coded D	ecimal value o	of hours bits, 1	digit; contains	a value from 0	to 9		
hit 23	Unimpleme	ntad: Read as 'n	,						

Reaister 29-5:	ALRMTIME: Alarm	<b>Time Value</b>	Registe
	· · = · · · · · · · · = · · · · • • • •		

bit 31-30	Unimplemented: Read as '0'
bit 29-28	HR10<1:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2
bit 27-24	HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9
bit 23	Unimplemented: Read as '0'
bit 22-20	MIN10<2:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16	MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9
bit 15	Unimplemented: Read as '0'
bit 14-12	SEC10<2:0>: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8	SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9
bit 7-0	Unimplemented: Read as '0'

29

Register 29-0.		E. Alarm Date	value Register					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	_	_	—	—	
bit 31							bit 24	
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	—	—	MONTH10		MONTH	01<3:0>		
bit 23							bit 16	
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	—	DAY	′10<1:0>	DAY01<3:0>				
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
—	—	—	—	—	١	NDAY01<2:0>	•	
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable	bit	P = Programmable bit $r = Reserved bit$				
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '1',	x = Unknown)				
bit 31-21	Unimplemen	ted: Read as	'0'					
bit 20	MONTH10: B	Sinary Coded D	Decimal value of m	onths bits, 10	digits; contain	s a value from	0 to 1	
bit 19-16	MONTH01<3	:0>: Binary Co	oded Decimal valu	e of months bi	ts, 1 digit; cont	tains a value fi	rom 0 to 9	
bit 15-14	Unimplemen	ted: Read as	ʻ0'					
bit 13-12	DAY10<1:0>:	Binary Codec	Decimal value of	days bits, 10 d	digits; contains	a value from	0 to 3	

## Register 29-6: ALRMDATE: Alarm Date Value Register

bit 11-8DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9bit 7-3Unimplemented: Read as '0'

bit 2-0 WDAY01<2:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

## 29.3 MODES OF OPERATION

The RTCC module offers the following operating modes:

- Real-Time Clock and Calendar (RTCC)
- Alarm

## 29.3.1 RTCC Mode of Operation

The RTCC is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000, to 23:59:59 on December 31, 2099. The hours use the 24-hour time format (military time) with no hardware provisions for regular time format (AM/PM).

The RTCC provides a programming granularity of one second, but has visibility of the half-second field.

The register interface for the RTCC values (RTCTIME and RTCDATE) is implemented using the BCD format. This simplifies the firmware when using the module, as each of the digit values is contained within its own 4-bit value, as illustrated in Figure 29-2.





## 29.3.2 Alarm Mode of Operation

The RTCC module provides an alarm function configurable anywhere from a half-second to one year. However, only the half-second alarm has half-second resolution. After the alarm is enabled, the module can be configured to repeat the alarm at preconfigured intervals. The indefinite repetition of the alarm is provided through the Chime feature.

The module provides an interrupt at every alarm pulse event. In addition to the alarm interrupt, an alarm pulse output is provided that operates at half the frequency of the alarm (the alarm pulse toggles at every alarm match). This output is completely synchronous with the RTCC clock and can be used to provide a trigger clock to other devices. The initial value of this output pin is controlled by the PIV bit (RTCALRM<13>). For more information on the RTC Alarm control register, RTCALRM, see Register 29-2.

The register interface for the Alarm values (ALRMTIME and ALRMDATE) is implemented using the BCD format. This simplifies the firmware when using the module, as each of the digit values is contained within its own 4-bit value, as illustrated in Figure 29-3.

Figure 29-3: Timer and Alarm Digit Format



#### 29.3.3 **Clock Source**

The RTCC module is intended to be clocked by an external real-time clock crystal that is oscillating at 32.768 kHz. Calibration of the crystal can be accomplished through this module, yielding an accuracy of ±0.66 seconds per month. For more information, see 29.3.10 "Calibration".

To allow the RTCC to be clocked by an external 32.768 kHz crystal, the SOSCEN bit (OSCCON<1>) must be set (refer to Register 6-1 in Section 6. "Oscillators" (DS61112)) in the "PIC32 Family Reference Manual". This is the only bit outside of the RTCC module with which the user must be concerned for enabling the RTCC. The status bit, SOSCRDY (OSCCON<22>), can be used to check that the Secondary Oscillator (Sosc) is running.

**Clock Source and Counting** Figure 29-4:



#### 29.3.4 **Digit Carry Rules**

This section explains which timer values are affected when there is a rollover.

- Time of Day from 23:59:59 to 00:00:00, with a carry to the Day field
- Day the carry from the day field to the month field is dependent on the current month (see Table 29-3 for the day to month rollover schedule).
- Month from 12/31 to 01/01, with a carry to the Year field
- Day of Week from 6 to 0, without a carry (see Table 29-2)
- Year from 99 to 00, without a carry (this surpasses the intended use of the RTCC)

Considering that the following values are in BCD format, the carry to the upper BCD digit will occur at a count of 10, and not a count of 16 (SECONDS, MINUTES, HOURS, WEEKDAY, DAYS, MONTHS).

	Day of Week Sche			
Day of Week				
	Sunday	0		
	Monday	1		
	Tuesday	2		
	Wednesday	3		
	Thursday	4		
	Friday	5		
	Saturday	6		

Table 20 2. Day of Weak Schedule

Month	Maximum Day Field
01 (January)	31
02 (February)	28 or 29 <sup>(1)</sup>
03 (March)	31
04 (April)	30
05 (May)	31
06 (June)	30
07 (July)	31
08 (August)	31
09 (September)	30
10 (October)	31
11 (November)	30
12 (December)	31

#### Table 29-3: Day to Month Rollover Schedule<sup>(1)</sup>

Note 1: See 29.3.5 "Leap Year".

#### 29.3.5 Leap Year

The year range on the RTCC module is from 2000 to 2099; therefore, the leap year calculation is determined by any year divisible by 4 in the above range. The only month to be affected in a leap year is February, which has 29 days, but only 28 days in all other years.

#### 29.3.6 RTCC General Functionality

All timer registers containing a time value of seconds or greater are writable. The user can configure the current time by simply writing to these registers the desired year, month, day, hour, minutes and seconds. The timer will then use the newly written values to proceed with the count from the desired starting point.

Note that if the RTCC is enabled by setting the ON bit = 1 (RTCCON<15>), the timer will continue incrementing even while the registers are being adjusted. However, any time the seconds bit fields (RTCTIME<14:8>) are written, the prescaler is reset to '0'. This provides a known prescaler value after timer adjustments.

If an update (CPU write) of the timer register occurs, it is the user's responsibility to ensure that when ON = 1 (RTCCON<15>), a timer increment will not occur to the registers that are being updated. This can be done by observing the value of the RTCSYNC bit (RTCCON<2>), or the preceding digits from which a carry can occur, or by only updating the registers immediately following the seconds pulse (or alarm interrupt). Note that the corresponding counters are clocked based on their defined intervals (i.e., the days bit fields (RTCDATE<13:8>) are clocked once a day, the months bit fields (RTCDATE<20:16>) are only clocked once a month, etc). This leaves large windows of time in which registers can be safely updated.

The timer also provides visibility into the half-second field of the counter. However, this value is read-only and can only be reset by writing to the seconds bit fields (RTCTIME<14:8>).

#### 29.3.7 Safety Window for Register Reads and Writes

The RTCSYNC bit (RTCCON<2>) indicates a time window during which an update to the RTCC time registers (RTCTIME and RTCDATE) is not imminent, and the registers can be safely read and written. When RTCSYNC = 0, the registers can be safely accessed by the CPU. When RTCSYNC = 1, the user must employ a firmware solution to assure that the data read did not fall on an update boundary, resulting in an invalid or partial read.

The RTCSYNC bit is set 32 RTCC clock edges before an update is about to occur. It is cleared one clock later, after the update occurs (thus, RTCSYNC is asserted for a total of 33 clocks).

Note that, independent of the RTCSYNC value the user can, by reading and comparing a timer register value twice, ensure in code that the register read did not span an RTCC clock update.

Writes to the ALRMTIME and ALRMDATE registers should not be performed when RTCSYNC = 1. This restriction exists for two reasons:

- 1. A write could cause a timing violation in the alarm match logic, leading to an invalid alarm event and a corruption of the ARPT register. This event can occur during the low time of an RTCC clock, following a rollover event.
- 2. A write during a rollover event, when the RTCC clock is high, will be ignored by hardware.

#### Example 29-1: Updating the RTCC Time and Date

```
The following code example will update the RTCC time and date.
*/
   /*assume the secondary oscillator is enabled and ready, i.e. OSCCON<1>=1, OSCCON<22>=1,
   and RTCC write is enabled i.e. RTCWREN (RTCCON<3>) =1;*/
   unsigned long time=0x04153300;// set time to 04 hr, 15 min, 33 sec
   unsigned long date=0x06102705;// set date to Friday 27 Oct 2006
                                // turn off the RTCC
   RTCCONCLR=0x8000;
                               // wait for clock to be turned off
   while(RTCCON&0x40);
   RTCTIME=time;
                                // safe to update the time
   RTCDATE=date;
                                // update the date
   RTCCONSET=0x8000;
                                // turn on the RTCC
   while(!(RTCCON&0x40));
                                // wait for clock to be turned on
                                 // can disable the RTCC write
```

```
Example 29-2: Updating the RTCC Time Using the RTCSYNC Window
```

```
/*
   The following code example will update the RTCC time and date.
* /
   /*assume RTCC write is enabled i.e. RTCWREN (RTCCON<3>) =1; */
   unsigned long time=0x04153300;// set time to 04 hr, 15 min, 33 sec
   unsigned long date=0x06102705;// set date to Friday 27 Oct 2006
   asm volatile ("di");
                               // disable interrupts, critical section follows
                               // wait for not RTCSYNC
   while((RTCCON&0x4)!=0);
   RTCTIME=time;
                                // safe to update the time
   RTCDATE=date;
                                // update the date
   asm volatile ("ei");
                                // restore interrupts, critical section ended
                                 // can disable the RTCC write
```

29

## 29.3.8 Synchronization

The RTCC module provides a single RTCSYNC bit (RTCCON<2>) that the user must use to determine when it is safe to read and update the time and date registers. In addition, the RTCC module provides synchronization for reset conditions (i.e., a write to the seconds bit fields (RTCTIME<14:8>)), and for the ON bit (RTCCON<15>).

#### 29.3.8.1 RTCSYNC BIT GENERATION

The RTCSYNC bit is a read-only bit that is set when ON = 1 and the RTCC Prescaler counter equals 0x7FE0 (32 clocks away from a one-second rollover). Logic clears the RTCSYNC bit for any of the following conditions:

- On a Power-on Reset (POR)
- Whenever the ON bit = 0
- On a write to the seconds bit fields (RTCTIME<14:8>)
- On the rising edge of the RTCC clock, when the prescaler is 0x0000

The RTCSYNC bit timings are illustrated in Figure 29-5.



Figure 29-5: RTCSYNC Timing

#### 29.3.8.2 PRESCALER RESET SYNCHRONIZATION

A write to the seconds bit fields (RTCTIME<14:8>) asynchronously resets the RTCC Prescaler (including the HALFSEC bit (RTCCON<1>)). The Reset remains active until a falling edge of the RTCC clock is detected, as illustrated in Figure 29-6.





#### 29.3.8.3 MASKING OFF THE RTCC CLOCK

There are two conditions for which the internal RTCC clock can be masked:

- The ON bit (RTCCON<15>) = 0
- The device is in Debug mode and the FRZ bit = 1 (RTCCON<14>)

Stopping the RTCC clock does not affect reading and writing registers from the peripheral bus interface.

#### 29.3.9 Write Lock

In order to perform a write to any of the RTCC timer registers, the RTCWREN bit (RTCCON<3>) must be set. Setting of the RTCWREN bit is only allowed once the device level unlocking sequence has been executed. The unlocking sequence is as follows:

- 1. Load 0xAA996655 to CPU register X.
- 2. Load 0x556699AA to CPU register Y.
- 3. Load 0x0000008 to CPU register Z (the RTCWREN bit number).
- 4. Suspend or disable all Initiators that can access the Peripheral Bus and interrupt the unlock sequence. (i.e., DMA and Interrupts).
- 5. Store CPU register X to SYSKEY.
- 6. Store CPU register Y to SYSKEY.
- 7. Store CPU register Z to RTCCONSET.
- 8. Re-enable DMA and interrupts.

See Example 29-3 for an assembly language implementation of the Write Unlock operation.

**Note:** Steps 5 through 7 must be followed exactly to unlock RTCC write operations. If the sequence is not followed exactly, the RTCWREN bit will not be set.

#### Example 29-3: Write Unlock Sequence

```
# assume interrupts are disabled
# assume the DMA controller is suspended
# assume the device is locked
#starting critical sequence
SYSKEY = 0xaa996655; // write first unlock key to SYSKEY
SYSKEY = 0x556699aa; // write second unlock key to SYSKEY
RTCCONSET = 0x8; // set RTCWREN in RTCCONSET
#end critical sequence
# re-enable interrupts
# re-enable the DMA controller
```

**Note:** To avoid accidental writes to the RTCC time values, it is recommended that the RTCWREN bit (RTCCON<3>) is kept clear at any other time. For RTCWREN bit to be set, there is only one instruction cycle time window allowed between the key1, key2 sequence and the setting of RTCWREN bit. Therefore, it is recommended to follow the code in Example 29-3.

© 2010 Microchip Technology Inc.

## 29.3.10 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 0.66 seconds per month. Calibration has the ability to eliminate an error of up to 260 ppm.

The calibration is accomplished by finding the number of error clock pulses and writing this value into the calibration bit fields (RTCCON<9:0>). This 10-bit signed value will be either added or subtracted from the RTCC timer once every minute. Use the following procedure for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute, as shown in Equation 29-1.

#### Equation 29-1: Calculating Error Clocks Per Minute

(Ideal Frequency (32,758) – Measured Frequency) \* 60 = Error Clocks per Minute

- 3. Based on the result from step 2, the following options are available:
  - a) If the oscillator is *faster* than ideal (negative result from step 2), the calibration bit fields (RTCCON<9:0>) value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.
  - b) If the oscillator is *slower* than ideal (positive result from step 2), the calibration bit fields (RTCCON<9:0>) value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter once every minute.
- 4. Load the calibration bit fields (RTCCON<9:0>) with the correct value.

Writes to the calibration bit fields (RTCCON<9:0>) should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse (except when the seconds bit fields (RTCTIME<14:8>) are 0x00, due to the possibility of the auto-adjust event).

Notes: It is up to the user to include in the error value the initial error of the crystal, drift due to temperature, and drift due to crystal aging.
 A write to the SECONDS register resets the state of calibration (not its value). If an adjustment just occurred, it will occur again because of the minute rollover.

#### Example 29-4: Updating the RTCC Calibration Value

```
/*
   The following code example will update the RTCC calibration. */
   int cal=0x3FD;
                                  // 10 bits adjustment, -3 in value
   if(RTCCON&0x8000)
                                  // RTCC is ON
   {
       unsigned intt0, t1;
       do
       {
           t0=RTCTIME;
           t1=RTCTIME;
       while(t0!=t1);
                                  // read valid time value
       if((t0\&0xFF)==00)
                                  // we're at second 00, wait auto-adjust to be performed
       {
           while(!(RTCCON&0x2)); // wait until second half...
       }
   }
   RTCCONCLR=0x03FF0000;
                                  // clear the calibration
   RTCCONSET=cal;
```

## 29.4 ALARM

The RTCC module provides an alarm function with the following features:

- Configurable from a half-second to one year
- Enabled using the ALRMEN bit (RTCALRM<15>)
- · One-time alarm, repeat alarms, and indefinite repetition of the alarm

## 29.4.1 Configuring the Alarm

The alarm feature is enabled using the ALRMEN bit.

The interval selection is made based on the settings of the Alarm Mask bits, AMASK<3:0> (RTC-ALRM<11:8>). The AMASK<3:0> bits determine which and how many digits of the alarm must match the clock value for the alarm to occur, as illustrated in Figure 29-7.

**Note:** Once the timer value reaches the alarm setting, one RTCC clock period will elapse prior to setting the alarm interrupt. The result is that, for a short period, the user will see the timer value at the alarm setting without the interrupt having occurred.

#### 29.4.1.1 CONFIGURING THE ONE-TIME ALARM

When the alarm is issued, with the ARPT bit = 0 (RTCALRM<7:0>) and the CHIME bit = 0 (RTC-ALRM<14>), the ALRMEN bit automatically clears.

#### Example 29-5: Configuring the RTCC for a One-Time One-Per-Day Alarm

```
The following code example will update the RTCC one-time alarm.
   Assumes the interrupts are disabled.
* /
   unsigned long alTime=0x16153300;// set time to 04 hr, 15 min, 33 sec
   unsigned long alDate=0x06102705;// set date to Friday 27 Oct 2006
                                    // turn off the alarm, chime and alarm repeats; clear
                                    // the alarm mask
   while(RTCALRM&0x1000);
                                   // wait ALRMSYNC to be off
   RTCALRMCLR=0xCFFF;
                                    // clear ALRMEN, CHIME, AMASK and ARPT;
   ALRMTIME=alTime;
   ALRMDATE=alDate;
                                    // update the alarm time and date
   RTCALRMSET=0x8000 | 0x00000600;
                                   // re-enable the alarm, set alarm mask at once per day
```

#### 29.4.1.2 CONFIGURING THE REPEAT ALARM

In addition to providing a one-time alarm, the RTCC module can be configured to repeat the alarm at a preconfigured interval. The ARPT<7:0> bits (RTCALRM<7:0>) contain the number of times the alarm repeats after the alarm is enabled. When ARPT<7:0> = 0 and CHIME = 0, the repeat function is disabled and only a single alarm pulse will be produced. The alarm can be generated up to 256 times by setting ARPT<7:0> = 0xFF.

Each time, after the alarm is issued, the ARPT<7:0> bits are decremented by one. Once they reaches '0', the alarm will be generated one last time; after which point, ALRMEN bit is cleared automatically and the alarm will turn off.

Example 29-6: Configuring the RTCC for a Ten-Times One-Per-Hour Alarm

```
The following code example will update the RTCC repeat alarm.
   Assumes the interrupts are disabled.
* /
       unsigned long alTime=0x23352300; // set time to 23hr, 35 min, 23 sec
   unsigned long alDate=0x06111301; // set date to Monday 13 Nov 2006
                                     // turn off the alarm, chime and alarm repeats; clear
                                     // the alarm mask
   while(RTCALRM&0x1000);
                                     // wait ALRMSYNC to be off
   RTCALRMCLR=0xCFFF;
                                    // clear the ALRMEN, CHIME, AMASK and ARPT;
   ALRMTIME=alTime;
   ALRMDATE=alDate;
                                     // update the alarm time and date
   RTCALRMSET=0x8000|0x0509;
                                     // re-enable the alarm, set alarm mask at once per hour
                                     // for 10 times repeat
```

#### 29.4.1.3 CONFIGURING THE INDEFINITE ALARM

To provide an indefinite repetition of the alarm, the Chime feature can be enabled using the CHIME bit (RTCALRM<14>). When CHIME = 1, rather than disabling the alarm when the last repeat has been performed, the ARPT<7:0> bits (RTCALRM<7:0>) rollover from 0x00 to 0xFF and continue counting indefinitely.

Example 29-7: Configuring the RTCC for Indefinite One-Per-Day Alarm

```
/*
   The following code example will update the RTCC indefinite alarm.
   Assumes the interrupts are disabled.
*/
   unsigned long alTime=0x23352300; // set time to 23hr, 35 min, 23 sec
   unsigned long alDate=0x06111301; // set date to Monday 13 Nov 2006
                                     // turn off the alarm, chime and alarm repeats; clear
                                     // the alarm mask
   while(RTCALRM&0x1000);
                                     // wait ALRMSYNC to be off
                                     // clear ALRMEN, CHIME, AMASK, ARPT;
   RTCALRMCLR=0xCFFF;
   ALRMTIME=alTime;
   ALRMDATE=alDate;
                                     // update the alarm time and date
   RTCALRMSET=0xC600;
                                     // re-enable the alarm, set alarm mask at once per
                                     // hour, enable CHIME
```

Alarm Mask Setting AMASK<3:0>	Day of the Week	e Month Day	Hours	Minutes Seconds
0000 – Every half second 0001 – Every second				
0010 – Every 10 seconds				; <b>s</b>
0011 – Every minute				s s s
0100 – Every 10 minutes				m s s
0101 – Every hour				g m m ; s s
0110 – Every day			h h	mm:ss
0111 – Every week	d		h h	mm:ss
1000 – Every month		/ d d	h h	mm:ss
1001 – Every year <sup>(1)</sup>		m m / d d	h h	mm:ss
Note 1: Annually, except when c	onfigured for	r February 29 (leap year)		

## Figure 29-7: Alarm Mask Settings

## 29.4.2 Alarm Interrupt

The alarm event is generated when the RTCC timer matches the alarm registers. The match must only occur on the unmasked portion of the time/date registers, according to the settings of the AMASK<3:0> bits (RTCALRM<11:8>), as illustrated in Figure 29-7.

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals. This output is available on the RTCC pin. The output pulse is a clock with a 50% duty cycle and a frequency half that of the alarm event, as illustrated in Figure 29-8. The alarm must be enabled for the pulse to be active, by setting the ALRMEN bit (RTCALRM<15>) = 1. The initial value of the alarm pulse at the RTCC output pin is programmable using the PIV bit (RTCALRM<13>).

The RTCC pin is also capable of outputting the seconds clock. The user can select between the alarm pulse, which is generated by the RTCC module, or the seconds clock output. The RTSECSEL bit (RTCCON<7>) selects between these two outputs. When RTSECSEL = 0, the alarm pulse is selected. When RTSECSEL = 1, the seconds clock is selected, as illustrated in Figure 29-9.

**Note:** Changing any of the alarm time, date and alarm registers, other than the RTCOE bit (RTCCON<0>) while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event and to perform a safe write to the alarm registers, the timer and alarm values should only be changed while the RTCC is disabled (RTCCON<15> = 0), or when the ALRMSYNC bit (RTCALRM<12>) = 0.

#### Figure 29-8: Alarm Event Generation

RTCC Clock					
Half-second Clock		•	+ 		
Seconds Clock			[]		
RTCC Prescaler	0x7FFE	0x7FFF	) 0x0000	0x0001	0x0002
RTCC Time	10:14	4:59	•  X	10:15:00	
AMASK<3:0>			0b0110 (once a day)		
Alarm Time			10:15:00		
RTCC Alarm Event				L	

#### Figure 29-9: Alarm Pulse Generation



## 29.5 INTERRUPTS

The RTCC module has the ability to generate interrupts reflecting the alarm event that occurs when the RTCC timer matches the alarm registers. The match occurs on the unmasked portion of the time/date registers according to the settings of the AMASK<3:0> bits (RTCALRM<11:8>).

At every alarm event, an interrupt can be generated:

- The alarm interrupt is signalled by the RTCCIF bit (IFS1<15>). This interrupt flag must be cleared in software.
- In order to enable the RTCC interrupts, use the respective RTCC interrupt enable bit:

• RTCCIE bit (IEC1<15>).

The interrupt priority level bit and interrupt subpriority level bit must also be configured:

• RTCCIP bits (IPC8<28:26>), RTCCIS bits (IPC8<25:24>)

For more information, refer to **Section 8. "Interrupts"** (DS61108) in the "*PIC32 Family Reference Manual*".

## 29.5.1 Interrupt Configuration

The RTCC module has one dedicated interrupt flag bit, RTCCIF (IFS1<15>), and a corresponding interrupt enable/mask bit, RTCCIE (IEC1<15>). RTCCIE is used to enable or disable the RTCC interrupt source. There is one specific RTCC interrupt vector.

The RTCCIF bit is set when the RTCC alarm registers match the RTCC time registers.

Note that the RTCCIF bit will be set without regard to the state of the corresponding enable bit. The RTCCIF bit can be polled by software if desired.

The RTCCIE bit is used to define the behavior of the Interrupt Controller (INT) when the corresponding RTCCIF bit is set. When the RTCCIE bit is clear, the INT module does not generate a CPU interrupt for the event. If the RTCCIE bit is set, the INT module will generate an interrupt to the CPU when the RTCCIF bit is set (subject to the priority and subpriority as outlined below).

It is the responsibility of the user's software routine that services a particular interrupt to clear the appropriate interrupt flag bit before the service routine is complete.

The priority of the RTCC peripheral can be set with the RTCCIP<2:0> bits (IPC8<28:26>). This priority defines the priority group to which the interrupt source will be assigned. The priority groups range from a value of 7 (the highest priority) to a value of 0 (which does not generate an interrupt). An interrupt being serviced will be preempted by an interrupt in a higher priority group.

The subpriority bits allow setting the priority of an interrupt source within a priority group. The values of the subpriority RTCCIS<1:0> bits (IPC8<25:24>), which range from 3 (the highest priority) to 0 (the lowest priority). An interrupt within the same priority group, but having a higher subpriority value, will not preempt a lower subpriority interrupt that is in progress.

The priority group and subpriority bits allow more than one interrupt source to share the same priority and subpriority. If simultaneous interrupts occur in this configuration, the natural order of the interrupt sources within a priority/subpriority group pair determine the interrupt generated. The natural priority is based on the vector numbers of the interrupt sources. The lower the vector number the higher the natural priority of the interrupt. Any interrupts that were overridden by natural order will then generate their respective interrupts based on priority, subpriority, and natural order after the interrupt flag for the current interrupt is cleared.

After an enabled interrupt is generated, the CPU will jump to the vector assigned to that interrupt. The vector number for the interrupt is the same as the natural order number. The CPU will then begin executing code at the vector address. The user's code at this vector address should perform any application specific operations and clear the RTCCIF (IFS1<15>) interrupt flag, and then exit. Refer to vector address table details in **Section 8.** "Interrupts" (DS61108) for more information on interrupts.

Interrupt	Vector/ Natural Order	IRQ Number	Vector Address IntCtl.VS = 0x01	Vector Address IntCtl.VS = 0x02	Vector Address IntCtI.VS = 0x04	Vector Address IntCtl.VS = 0x08	Vector Address IntCtl.VS = 0x10
RTCC Alarm	35	47	8000 0660	8000 0AC0	8000 1380	8000 2500	8000 4800

Table 29-4:	RTCC Interrupt	Vector for	Various	Offsets with	EBASE =	0x8000:0000
-------------	----------------	------------	---------	--------------	---------	-------------

#### Example 29-8: RTCC Initialization with Interrupts Enabled Code Example

/*		
	The following code example il: When the RTCC alarm interrupt RTCC interrupt.	lustrates an RTCC initialization with interrupts enabled. is generated, the cpu will jump to the vector assigned to
*/		
	/*/ IEC1CLR=0x00008000;	<pre>/ assume RTCC write is enabled i.e. RTCWREN (RTCCON&lt;3&gt;) =1;*/ // disable RTCC interrupts</pre>
	RTCCONCLR=0x8000;	// turn off the RTCC
	while(RTCCON&0x40);	// wait for clock to be turned off
	IFS1CLR=0x00008000;	// clear RTCC existing event
	IPC8CLR=0x1f000000;	// clear the priority
	IPC8SET=0x0d000000;	// Set IPL=3, subpriority 1
	IEC1SET=0x00008000;	// Enable RTCC interrupts
	RTCTIME=0x16153300;	// safe to update time to 16 hr, 15 min, 33 sec
	RTCDATE=0x06102705;	// update the date to Friday 27 Oct 2006
	RTCALRMCLR=0xCFFF;	// clear ALRMEN, CHIME, AMASK and ARPT;
	ALRMTIME=0x16154300;	// set alarm time to 16 hr, 15 min, 43 sec
	ALRMDATE=0x06102705;	// set alarm date to Friday 27 Oct 2006
	RTCALRMSET=0x8000   0x00000600;	// re-enable the alarm, set alarm mask at once per day
	RTCCONSET=0x8000;	// turn on the RTCC
	while(!(RTCCON&0x40));	// wait for clock to be turned on
1		

#### Example 29-9: RTCC ISR Code Example

/*		
	The following code example demons	trates a simple interrupt service routine for RTCC
	operations and must clear the RTC	is vector should perform any application specific
*/	operations and make crear the kre	e incertage ring before existing.
voi {	<pre>d_ISR(_RTCC_VECTOR, ip13)RTCCI</pre>	nterrupt(void)
		<pre>// perform application specific operations</pre>
		// in response to the interrupt
	IFS1CLR=0x00008000;	// be sure to clear RTCC interrupt flag
		// before exiting the service routine.
}		-

**Note:** The RTCC ISR code example shows MPLAB<sup>®</sup> C32 C compiler specific syntax. Refer to your compiler manual regarding support for ISRs.

## 29.6 OPERATION IN POWER-SAVING AND DEBUG MODES

## 29.6.1 RTCC Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. The RTCC and alarm continue to operate while in Sleep mode. The operation of the alarm is not affected by Sleep. An alarm event can wake-up the CPU if the alarm interrupt has a higher priority than the current CPU IPL.

## 29.6.2 RTCC Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional. The RTCC and alarm continue to operate while in Idle mode. The operation of the alarm is not affected by Idle. An alarm event can wake-up the CPU if the alarm interrupt has a higher priority than the current CPU IPL.

The SIDL bit (RTCCON<13>) selects the Idle mode behavior.

- If SIDL = 1, the PBCLK to the RTCC will be disabled. The PBCLK is the clock source for the AMASK bits (RTCALRM<11:8>), CHIME bit (RTCALRM<14>), ALRMTIME, ALRMDATE and all of the synchronizers that provide the read data for RTCTIME, and some other bits like ALRMSYNC bit (RTCALRM<12>), ALRMEN bit (RTCALRM<15>) and RTCSYNC bit (RTCCON<2>). Thus, the SIDL functionality can be used to reduce the RTCC power consumption without affecting the functionality of the RTCC.
- If SIDL = 0, the module will continue normal operation in Idle mode.

## 29.6.3 RTCC Operation in Debug Mode

The FRZ bit (RTCCON<14>) determines whether the RTCC module will run or stop while the CPU is executing Debug Exception code (i.e., the application is halted) in Debug mode. When FRZ = 0, the RTCC module continues to run even when the application is halted in Debug mode. When FRZ = 1 and the application is halted in Debug mode, the module will freeze its operations and make no changes to the state of the RTCC module. The Prescaler and RTCC timers will not increment. If a Configuration register normally causes the state of the module to change on a read, that functionality is disabled during Freeze. The module will resume its operation after the CPU resumes execution.

**Note:** The FRZ bit is readable and writable only when the CPU is executing in Debug Exception mode. In all other modes, the FRZ bit reads as '0'. If the FRZ bit is changed during Debug mode, the new value does not take effect until the current Debug Exception mode is exited and re-entered. During the Debug Exception mode, the FRZ bit reads the state of the peripheral when entering Debug mode.

## 29.7 EFFECTS OF VARIOUS RESETS

## 29.7.1 Device Reset

When a device Reset occurs, the RTCALRM register is forced to its reset state, causing the alarm to be disabled (if enabled prior to the reset). However, note that if the RTCC is enabled, it will continue to operate when a device Reset occurs.

## 29.7.2 Power-on Reset

The RTCTIME and RTCDATE registers are not affected by a Power-on Reset (POR). A POR forces the device to its inactive state. Once the device exits the POR state, the clock registers should be reloaded with the desired values.

The timer prescaler values can only be reset by writing to the seconds bit fields (RTCTIME<14:8>). No device Reset can affect the prescalers.

## 29.7.3 Watchdog Timer Reset

The Watchdog Timer Reset is equivalent to the device Reset.

#### 29.7.4 Effects of the ON Bit

When the ON bit = 0 (RTCCON<15>), the RTCSYNC (RTCCON<2>), HALFSEC (RTCCON<1>) and ALRMSYNC bits (RTCALRM<4>) are asynchronously reset and held in reset. Also, the RTCC pin output is determined by the RTCOE bit (RTCCON<0>), which is masked by the ON bit.

## 29.7.5 MCLR Reset

The RTCC module and the Secondary Oscillator (SOSC) will continue to function when the device is held under reset by pulling the MCLR pin low.

## 29.8 PERIPHERALS USING THE RTCC MODULE

There are no other peripheral modules using the RTCC module.

## 29.9 DESIGN TIPS

Question 1:	If I do not use the RTCC output for my RTCC module, is this I/O pin available as a general purpose I/O pin?		
Answer:	Yes. If you are not interested in outputting the Seconds Clock or the Alarm Pulse, you can use the RTCC pin as a general I/O pin as long as RTCC output is		
	disabled (RTCCON<0> = 0). Note that when used as a general purpose $I/O$ pin.		

the user is responsible for configuring the respective data direction register (TRIS) for input or output.Question 2: How do I make sure that when reading the RTCC time value I get the proper

value, not affected by rollover (seconds to minutes, minutes to hours)?Answer: The easiest way to read the proper current time is to perform a double read of the

RTCTIME register. The right time value is obtained when two consecutive readings are identical. The same is true when reading the RTCDATE register.

Question 3: Is the week of the day automatically calculated by the RTCC device when I set in a specific date, like 18 Jan 2006?

Answer: No, the device does not perform this calculation automatically. When writing the RTCDATE register, you have to provide a valid value for the WDAY01<2:0> bits (RTCDATE<2:0>), for example, 3 for Wednesday, 18 Jan. However, from that point on, the RTCC takes care of updating the day of the week field properly.

Question 4: Does the device perform the leap years calculation automatically or do I have to perform some corrections in the RTCC date?

- Answer: The RTCC automatically performs leap year detection. No updates are necessary in the year range 2000 to 2099. However, when you program the date to the RTCDATE register you must enter a valid date. For example, do not program the RTCC with the date, 29 Feb 2007.
- Question 5: Can I freely write to the RTCTIME and RTCDATE registers to update the current time or date?
- Answer: In short, no, you cannot write directly to the RTCTIME and RTCDATE registers. Actually, if the RTCC module is disabled (RTCCON<15> = 0), you could update the time and date values at any time. However, if the RTCC module is ON, further precautions must be taken.

There is a safe window when writes to the ALRMTIME and ARLMDATE registers are safely performed. That window is indicated by the RTCSYNC bit (RTCCON<2>). Any update to the RTCTIME or RTCDATE register should occur when RTCSYNC = 0. (The hardware actually ignores a write to the ALRMTIME and ALRMDATE registers that occurs during a rollover event when the RTCC clock is high, so the write operation could go undetected). Furthermore, if the alarm is enabled and the AMASK<3:0> bits (RTCALRM<11:8>) are set to half-second, any update to the RTCTIME and RTCDATE registers should occur when ALRMSYNC is '0' (RTCALRM<12>). This ensures proper functioning of the alarm trigger mechanism, without spurious alarm events being generated.

Note: The RTCWREN bit (RTCCON<3>) must be set to a '1' in order to be able to update the RTCTIME and RTCDATE registers.
 Normally, you should disable interrupts when trying to update the RTCTIME register. If not, you cannot be sure that the write operation to the RTCTIME register occurs when the RTCSYNC or ALRMSYNC bits are deasserted.
 Another way to perform the update of the system time and date is to turn off the

RTCC module, perform the write operations, and then turn on the RTCC again.

29

#### Question 6: Can I write to the ALRMTIME and ALRMDATE registers freely to update the alarm time or date?

Answer: In short, no, you cannot update the ALRMTIME and ALRMDATE registers directly. The following steps are necessary:

- 1. If the RTCC module is disabled (i.e., ON = 0 (RTCCON<15>)), you can perform the write to the ALRMTIME and ALRMDATE registers at any time.
- 2. Otherwise, the write can occur only when ALRMSYNC = 0 (RTC-ALRM<12>).

Note:	Normally you should disable interrupts when trying to update the alarm time and date. If not, you cannot be sure the write operation to the ALRMTIME or ALRMDATE register occurs when the ALRMSYNC bit is deasserted.
	Another way to perform the update of the alarm time and date is to turn off the
	RICC module, perform the write operations, and then turn on the RICC module.
	This approach has an impact on the timing accuracy, since the RTCC will not count while it is stopped.
	The exact same approach applies to the writable fields of the RTCALRM register:
	CHIME bit (RTCALRM<14>), AMASK<3:0> bits (RTCALRM<11:8>), ALRMEN bit
	(RTCALRM<15>), ARPT<7:0> bits (RTCALRM<7:0>) and the PIV bit (RTC-
	ALRM<13>). If the RTCC module is On, the write should occur only when
	ALRMSYNC = 0.

Question 7: Can I freely toggle the RTCWREN bit in the RTCCON register?

Answer: You can always clear the RTCWREN bit (RTCCON<3>). However, in order to enable the write to the RTCCTIME and RTCCDATE registers, a proper sequence of operations must be performed. For more information, refer to 29.3.9 "Write Lock".

## 29.10 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32 device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Real-Time Clock and Calendar (RTCC) module are:

#### Title

#### Application Note #

No related application notes at this time

N/A

**Note:** Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32 family of devices.

# Real-Time Clock and Calendar (RTCC)

## 29.11 REVISION HISTORY

## **Revision A (October 2007)**

This is the initial released version of this document.

#### **Revision B (October 2007)**

Updated document to remove Confidential status.

#### **Revision C (April 2008)**

Revised status to Preliminary; Revised U-0 to r-x.

#### **Revision D (June 2008)**

Revised Registers 29-1, bit 14; Revised Registers 29-26, 29-27, Footnote; Revised Examples 29-1 and 29-9; Change Reserved bits from "Maintain as" to "Write"; Added Note to ON bit (RTCCON Register).

#### **Revision E (December 2010)**

This revision includes the following changes:

- Sections:
  - Updated 29.7 "Effects of Various Resets" with the following point:

The RTCC and the Secondary Oscillator (Sosc) will continue to function when the device is held under reset by pulling the MCLR pin low.

- Removed 29.9 "I/O Pin Control".
- Notes:
  - Added a Note at the beginning of the section, which provides information on complementary documentation.
- Registers:
  - Revised the following registers:
    - Register 29-1
    - Register 29-2
    - Register 29-3
    - Register 29-4
    - Register 29-5
    - Register 29-6
  - Removed the following registers:
    - RTCCONCLR, RTCCONSET, RTCCONINV
    - RTCALRMCLR, RTCALRMSET, RTCALRMINV
    - RTCTIMECLR, RTCTIMESET, RTCTIMEINV
    - RTCDATECLR, RTCDATESET, RTCDATEINV
    - ALRMTIMECLR, ALRMTIMESET, ALRMTIMEINV
    - ALRMDATECLR, ALRMDATESET, ALRMDATEINV
    - IFS1: Interrupt Flag Status Register 1
    - IEC1: Interrupt Enable Control Register 1
    - IPC8: Interrupt Priority Control Register 8
- Minor changes to the text and formatting have been incorporated throughout the document.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-724-8

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mnufacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820