








ALTERA Cyclone V SoC Development & Education Board (DE1-SoC)

<i>PAGE</i>	<i>CONTENT</i>	<i>PAGE</i>	<i>CONTENT</i>
1	Cover Page	16	ADV7123 VGA
2	Block Diagram	17	ADV7180 Video Decoder
3	FPGA BANK 3, BANK 4	18	Audio CODEC
4	FPGA BANK 5, BANK 6	19	7-Segment Display, LED
5	FPGA BANK 7, BANK 8	20	FPGA BUTTON, Switch
6	FPGA Clocks, GND	21	ADC, PS2, IR Tx, IR Rx
7	FPGA Configuration	22	2-port USB Host
8	FPGA Decoupling	23	1 Gigabit Ethernet
9	FPGA Power	24	UART to USB, SD CARD
10	USB Blaster II	25	Accelerometer, LTC Connector
11	JTAG Chain	26	I2C Multiplexer, HPS BUTTON, HPS LED
12	GPIO 0	27	Power - 1.1V
13	GPIO 1	28	Power - 5V, 3.3V
14	SDRAM, HPS QSPI Flash	29	Power - 9V, 2.5V, 1.5V
15	HPS DDR3 SDRAM	30	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT

 <small>Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</small>		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Cover Page	F
Date:	Thursday, November 20, 2014	Sheet 1 of 30



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Block Diagram	F
Date:	Friday, December 19, 2014	Sheet 2 of 30




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

DE1-SoC Board

Document Number: FPGA BANK 3, BANK 4

Thursday, November 20, 2014

Sheet 3 of 30



U20-11

HEX03	AG27	IO_5A/RZQ_1/DIFFIO_TX_R1P/DQ1R
HEX06	AH28	IO_5A/PR_REQUEST/DIFFIO_TX_R1N/DQ1R
LEDR7	W20	IO_5A/DIFFIO_RX_R4P/DQ1R
LEDR9	Y21	IO_5A/DIFFIO_RX_R4N/DQ1R
HEX11	AH29	IO_5A/CVP_CONFDONE/DIFFIO_TX_R3N/DQ1R
LEDR8	W21	IO_5A/DIFFIO_RX_R6P/DQS1R
HEX43	W22	IO_5A/DIFFIO_RX_R6N/DQS1R
HEX56	AA25	IO_5A/DIFFIO_TX_R7P/DQ1R
HEX54	AB26	IO_5A/DIFFIO_TX_R7N
HEX36	AB22	IO_5A/DIFFIO_RX_R8P/DQ1R
HEX20	AB23	IO_5A/DIFFIO_RX_R8N/DQ1R
HEX40	AA24	IO_5A/DIFFIO_RX_R9P
HEX35	AB25	IO_5A/DIFFIO_RX_R9N
HEX01	AE27	IO_5A/DIFFIO_TX_R10P/DQ2R
HEX02	AE28	IO_5A/DIFFIO_TX_R10N/DQ2R
HEX41	Y23	IO_5A/DIFFIO_RX_R11P/DQ2R
HEX42	Y24	IO_5A/DIFFIO_RX_R11N/DQ2R
HEX05	AG28	IO_5A/DIFFIO_TX_R12P/DQ2R
HEX04	AF28	IO_5A/DIFFIO_TX_R12N/DQ2R
HEX45	V23	IO_5A/DIFFIO_RX_R13P/DQS2R
HEX44	W24	IO_5A/DIFFIO_RX_R13N/DQS2R
HEX14	AF29	IO_5A/DIFFIO_TX_R14P
HEX15	AF30	IO_5A/DIFFIO_TX_R14N/DQ2R
HEX30	AD26	IO_5A/DIFFIO_RX_R15P/DQ2R
HEX31	AC27	IO_5A/DIFFIO_RX_R15N/DQ2R
HEX12	AH30	IO_5A/DIFFIO_TX_R16P/DQ2R
HEX13	AG30	IO_5A/DIFFIO_TX_R16N

Bank 5 VCCIO = 3.3V


Bank 5A VCCIO = 3.3V

Bank 5B VCCIO = 3.3V




IO_5B/DIFFIO_RX_R17P
IO_5B/DIFFIO_RX_R17N
IO_5B/DIFFIO_TX_R18N/DQ3R
IO_5B/DIFFIO_RX_R18P/DQ3R
IO_5B/DIFFIO_TX_R19N/DQ3R
IO_5B/DIFFIO_RX_R19P/DQ3R
IO_5B/DIFFIO_TX_R20P/DQ3R
IO_5B/DIFFIO_TX_R20N/DQ3R
IO_5B/DIFFIO_TX_R24P/DQ3R
IO_5B/RZQ_2/DIFFIO_TX_R24N

W25	HEX46
V25	HEX50
AC28	HEX23
AC29	HEX25
AB30 21	IRDA TXD
AA30 21	IRDA RXD
AB28	HEX34
AA28	HEX51
AD30	HEX24
AC30	HEX26

5CSEMA5F31



HPS_DDR3_DQ31
HPS_DDR3_DQ30
HPS_DDR3_DQ29
HPS_DDR3_DQ28
HPS_DDR3_DQ27
HPS_DDR3_DQ26
HPS_DDR3_DQ25
HPS_DDR3_DQ24
HPS_DDR3_DM3
HPS_DDR3_DQS_P3
HPS_DDR3_DQS_N3



U20-12

Bank 6 VCCIO = 1.5V
Bank 6B


Y29	HPS_DDR/HPS_DQ_39	HPS_GPI13	Y28
V27	HPS_DDR/HPS_DQ_38	HPS_GPI12	V29
T25	HPS_DDR/HPS_DQ_37	HPS_GPI11	U20
V28	HPS_DDR/HPS_DQ_36	HPS_GPI10	T21
U27	HPS_DDR/HPS_DQ_35	HPS_GPI9	U28
R24	HPS_DDR/HPS_DQ_34	HPS_GPI8	I30
W26	HPS_DDR/HPS_DQ_33	HPS_GPI7	V20
W27	HPS_DDR/HPS_DQ_32	HPS_GPI6	P22
T24	HPS_DDR/HPS_DM_4	HPS_GPI5	P29
T23	HPS_DDR/HPS_DQS_4	HPS_GPI4	N30
	HPS_DDR/HPS_DQSN_4		

W29	HPS_DDR/HPS_DQ_31	HPS_DDR/HPS_DQ_23	R29	HPS_DDR3_DQ23
V30	HPS_DDR/HPS_DQ_30	HPS_DDR/HPS_DQ_22	N27	HPS_DDR3_DQ22
R27	HPS_DDR/HPS_DQ_29	HPS_DDR/HPS_DQ_21	P27	HPS_DDR3_DQ21
T28	HPS_DDR/HPS_DQ_28	HPS_DDR/HPS_DQ_20	P26	HPS_DDR3_DQ20
P25	HPS_DDR/HPS_DQ_27	HPS_DDR/HPS_DQ_19	N28	HPS_DDR3_DQ19
T25	HPS_DDR/HPS_DQ_26	HPS_DDR/HPS_DQ_18	N29	HPS_DDR3_DQ18
P24	HPS_DDR/HPS_DQ_25	HPS_DDR/HPS_DQ_17	T26	HPS_DDR3_DQ17
W30	HPS_DDR/HPS_DQ_24	HPS_DDR/HPS_DQ_16	U26	HPS_DDR3_DQ16
R22	HPS_DDR/HPS_DM_3	HPS_DDR/HPS_DM_2	R28	HPS_DDR3_DM2
R21	HPS_DDR/HPS_DQS_3	HPS_DDR/HPS_DQS_2	R19	HPS_DDR3_DQS_P2
	HPS_DDR/HPS_DQSN_3	HPS_DDR/HPS_DQSN_2	R18	HPS_DDR3_DQS_N2

Bank 6A VCCIO = 1.5V

G25	HPS_DDR/HPS_A_15	HPS_GPI3	M22	
H25	HPS_DDR/HPS_A_14	HPS_GPI2	N23	
C29	HPS_DDR/HPS_A_13	HPS_GPI1	J26	
B30	HPS_DDR/HPS_A_12	HPS_GPI0	M25	
C30	HPS_DDR/HPS_A_11			
D29	HPS_DDR/HPS_A_10	HPS_DDR/HPS_DQ_15	M30	HPS_DDR3_DQ15
G26	HPS_DDR/HPS_A_9	HPS_DDR/HPS_DQ_14	L28	HPS_DDR3_DQ14
H27	HPS_DDR/HPS_A_8	HPS_DDR/HPS_DQ_13	M27	HPS_DDR3_DQ13
E28	HPS_DDR/HPS_A_7	HPS_DDR/HPS_DQ_12	M26	HPS_DDR3_DQ12
F29	HPS_DDR/HPS_A_6	HPS_DDR/HPS_DQ_11	K27	HPS_DDR3_DQ11
J27	HPS_DDR/HPS_A_5	HPS_DDR/HPS_DQ_10	K29	HPS_DDR3_DQ10
J25	HPS_DDR/HPS_A_4	HPS_DDR/HPS_DQ_9	L26	HPS_DDR3_DQ9
F30	HPS_DDR/HPS_A_3	HPS_DDR/HPS_DQ_8	K26	HPS_DDR3_DQ8
F28	HPS_DDR/HPS_A_2	HPS_DDR/HPS_DM_1	M28	HPS_DDR3_DM1
G30	HPS_DDR/HPS_A_1	HPS_DDR/HPS_DQS_1	N25	HPS_DDR3_DQS_P1
F26	HPS_DDR/HPS_A_0	HPS_DDR/HPS_DQSN_1	N24	HPS_DDR3_DQS_N1

M23	HPS_DDR/HPS_DQ_7	J29	HPS_DDR3_DQ7
L23	HPS_DDR/HPS_DQ_6	J30	HPS_DDR3_DQ6
	HPS_DDR/HPS_CKN	L24	HPS_DDR3_DQ5
	HPS_DDR/HPS_CASN	L25	HPS_DDR3_DQ4
	HPS_DDR/HPS_RASN	G28	HPS_DDR3_DQ3
		H30	HPS_DDR3_DQ2
		K22	HPS_DDR3_DQ1
	HPS_DDR/HPS_BA_2	K23	HPS_DDR3_DQ0
	HPS_DDR/HPS_BA_1	K28	HPS_DDR3_DM0
	HPS_DDR/HPS_BA_0	N18	HPS_DDR3_DQS_P0
		M19	HPS_DDR3_DQS_N0














5CSEMA5F31

icrstc Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title: **DE1-SoC Board**

Size B Document Number: FPGA BANK 5, BANK 6 Rev F

Date: Thursday, November 20, 2014 Sheet 4 of 30



5CSEMA5F31








icrstic Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

DE1-SoC Board

Document Number: FPGA BANK 7, BANK 8

Rev: F


Date: Thursday, November 20, 2014 Sheet: 5 of 30



terasic		
Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	FPGA Clocks & GND	F
Date:	Thursday, November 20, 2014	Sheet 6 of 30

USB Blaster

- FPGA TDI 11
- JTAG TMS 11
- JTAG TCK 11
- FPGA TDO 11




Design Note:
Optional termination resistor
for DCLK


CAD Note:
Place near FPGA DCLK pin

- FPGA NCONFIG 10
- FPGA_CONF_DONE 10



- USB_B2_DATA[7..0] 3,10
- SW[9..0] 3,20



- HEX0[6..0] 4,19
- HEX1[6..0] 4,19
- HEX3[6..0] 4,19



Fix MSEL[4:0]=10010 in AS Fast Mode












terasic Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.






Title DE1-SoC Board

Size B **Document Number** FPGA Configuration **Rev** F



Date: Thursday, November 20, 2014 **Sheet** 7 **of** 30





Place C394 close to J20/G23 pin






		Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title DE1-SoC Board		
Size B	Document Number FPGA Decoupling	Rev F
Date:	Wednesday, May 27, 2015	Sheet 8 of 30




 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	FPGA Power	F
Date:	Thursday, November 20, 2014	Sheet 9 of 30








Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title DE1-SoC Board		
Size B	Document Number USB Blaster II	Rev F
Date: Thursday, November 20, 2014	Sheet 10	of 30








JTAG Chain





Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	GPIO 0	F
Date:	Thursday, November 20, 2014	Sheet 12 of 30




terasic Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE1-SoC Board**


Size B Document Number: **GPIO 1** Rev F

Date: Thursday, November 20, 2014 Sheet 13 of 30


DRAM_DQ[15..0] 3
 DRAM_ADDR[12..0] 3,6







Note: place a pull down resistor on the FLASH_DCLK wire at the Master




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number SDRAM & HPS QSPI Flash	Rev F
Date:	Thursday, November 20, 2014	Sheet 14 of 30





Note: you can only swap the DQ signals within x8 group (e.g. 0-7,8-15,16-23,24-31) on the DDR3 chips Note: you can swap the signals on the OCT resistor array(include NC pin)




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	HPS DDR3 SDRAM	F
Date:	Thursday, November 20, 2014	Sheet 15 of 30






 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	ADV7123 VGA	F
Date:	Thursday, November 20, 2014	Sheet 16 of 30



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number ADV7180 Video Decoder	Rev F
Date:	Thursday, November 20, 2014	Sheet 17 of 30





 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE1-SoC Board	
Size	Document Number
B	Audio CODEC
Date:	Thursday, November 20, 2014
Sheet	18 of 30
Rev	F




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	7-Segment Display, LED	F
Date:	Thursday, November 20, 2014	Sheet 19 of 30


KEY[3..0] 3.6
 SW[9..0] 3.7
















 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	FPGA BUTTON, Switch	F
Date:	Thursday, November 20, 2014	Sheet 20 of 30



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	ADC, PS2, IR Tx, IR Rx	F
Date:	Friday, November 21, 2014	Sheet 21 of 30




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	2-port USB Host	F
Date:	Thursday, November 20, 2014	Sheet 22 of 30



icrstc Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title		
DE1-SoC Board		
Size	Document Number	Rev
B	1 Gagabit Ethernet	F
Date:	Thursday, November 20, 2014	Sheet 23 of 30



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	UART to USB, SD CARD	F
Date:	Thursday, November 20, 2014	Sheet 24 of 30


HPS_I2C1_SDAT 5,26
 HPS_I2C1_SCLK 5,26
 HPS_GSENSOR_INT 5

Digital Accelerometer




HPS_I2C2_SCLK 5
 HPS_I2C2_SDAT 5
 HPS_SPIM_MOSI 5
 HPS_SPIM_CLK 5
 HPS_SPIM_SS 5
 HPS_SPIM_MISO 5
 HPS_LTC_GPIO 5

LTC 2x7 Connector




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Accelerometer, LTC Connector	F
Date:	Thursday, November 20, 2014	Sheet 25 of 30




HPS Cold Reset

LOW --> NC to/from COM = ON and NO to/from COM = OFF
 HIGH --> NC to/from COM = OFF and NO to/from COM = ON




I2C Multiplexer



HPS Warm Reset




HPS User LED




HPS User Button


Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size B	Document Number	Rev F
	I2C Multiplexer, HPS BUTTON, HPS LED	
Date:	Thursday, November 20, 2014	Sheet 26 of 30




VCC1P1_PGOOD 27,29




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Power - 5V, 3.3V	F
Date:	Wednesday, May 27, 2015	Sheet 28 of 30




 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Power - 9V, 2.5V, 1.5V	F
Date:	Wednesday, May 27, 2015	Sheet 29 of 30


1.2V / 1.1A
Ramp Time = 0.8msec



DDR3 VTT, VREF



1.8V / 1.1A
Ramp Time = 1.2 msec



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE1-SoC Board	
Size B	Document Number Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT
Date:	Thursday, November 20, 2014
Sheet	30 of 30
Rev	F