Sample behavioral waveforms for design file cpuPLL.v

The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design cpuPLL.v. The design cpuPLL.v has Cyclone II PLL_TYPE pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 20000 ps.