Figure 3 - Hardware schematic

back