## M-991 Call Progress Tone Generator

- Generates standard call progress tones
- Digital input control
- Linear (analog) output
- Power output capable of driving standard line
- 14-pin DIP and 16-pin SOIC package types
- Single supply 5V CMOS (low power)
- Inexpensive 3.58 MHz time base
- Temperature range from $-25^{\circ}$ to $70^{\circ}$ (-01 version)
- Temperature range from $-40^{\circ}$ to $85^{\circ}$ (-02 version)
- Applications include: telephone systems, test equipment, callback security systems, billing systems, audible alert systems

The Teltone M-991 is a call progress tone generator integrated circuit for use in telephone systems. The circuit uses low-power CMOS techniques to generate tones which are digitally controlled and highly linear. The M-991 is designed to permit operation with almost any system. The use of integrated circuit techniques allows the M-991 to incorporate the control, tone generating, and power output buffer into a single 14-pin DIP or a 16-pin SOIC. A $3.58-\mathrm{MHz}$ (color burst) crystal-controlled time base guarantees accuracy and repeatability.

## Call Progress Tone Generation

Call progress tones are audible tones sent from switching systems to calling parties (or equipment) to indicate the status of calls. Calling parties can identify the success of a placed call by what is heard after dialing.


Figure 1 Pin Diagrams

The M-991 series utilizes a highly linear tone generator that produces the unique frequencies (singly or in pairs) that are common to call progress signals. Duration and frequency selection are digitally controlled (see Table 2 for data settings for a particular tone output). A typical control sequence for the M-991 is: (1) set data lines to desired frequency selection, (2) wait for data lines to settle, (3) drive the chip enable ( $\overline{\mathrm{CE}}$ ) low, (4) maintain $\overline{\mathrm{CE}}$ low for desired tone duration (Note: data lines may be changed after data hold time), and (4) return $\overline{C E}$ to a logic high. (Commonly used call progress tones are shown in Table 2.)

In a bus-oriented system, noise on the data lines may propagate through the device and appear at the output. To safeguard against this, use an external latch to lock the data into the device. In addition, it is good practice to bypass the $\mathrm{V}_{\text {REF }}$ pin to ground with a small capacitor $(\approx 0.01 \mu \mathrm{~F})$ to reduce power supply


Figure 2 Block Diagrams


Figure 3 Timing Diagram
noise. The designer should be aware of device timing requirements and design accordingly. The data input pins may be tied high (+5 VDC) or low (ground) as required, but D4 and D5 must be left open. Beware of hardwiring the $\overline{\mathrm{CE}}$ pin for dedicated tone generation. This input is edge triggered. An RC network like that shown in Figure 4 should be used to momentarily reset the device immediately following power-up to ensure proper operation.

## Ordering Information:

| M-991 | 14-pin plastic DIP |
| :--- | :--- |
| M-991-01SM | 16-pin SOIC |
| M-991-01SMTR | 16-pin SOIC Tape and Reel |
| M-991-02SM | 16-pin SOIC, Extended Temperature |
| M-991-02SMTR | Range <br>  <br> 16-pin SOIC, Extended <br> Temperature Range, Tape and Reel |



Figure 4 Power-on Reset Circuit

Table 1 Pin Functions

| Pin | Function |
| :--- | :--- |
| CE | Latches data and enables output (active low input). |
| D0 - D3 | Data input ins. (See Table 2.) |
| D4-D5 | Leave open. |
| MUTE | Output indicates that a signal is being generated at <br> OUTDRIVE. |
| OUTDRIVE | Linear buffered tone output. |
| VDD | Most positive power supply input pin. |
| VREF | Internally generated mid-power supply voltage (out- <br> put). |
| VSS | Most negative power supply input pin. |
| XIN | Crystal oscillator or digital clock input. |
| XOUT | Crystal oscillator output. |

Table 2 Data/Tone Selection

| D3 | D2 | D1 | D0 | Frequency (Hz) <br> $\mathbf{1}$ |  | Use |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 350 | 440 | Dial Tone |
| 0 | 0 | 0 | 1 | 400 | Off | Special |
| 0 | 0 | 1 | 0 | 440 | Off | Alert Tone |
| 0 | 0 | 1 | 1 | 440 | 480 | Audible Ring |
| 0 | 1 | 0 | 0 | 440 | 620 | Pre-empt |
| 0 | 1 | 0 | 1 | 480 | Off | Bell high tone |
| 0 | 1 | 1 | 0 | 480 | 620 | Reorder (Bell <br> low) |
| 0 | 1 | 1 | 1 | 350 | Off | Special |
| 1 | 0 | 0 | 0 | 620 | Off | Special |
| 1 | 0 | 0 | 1 | 941 | 1209 | DTMF "*" |

Table 3 Standard Call Progress Tones

| Tone Name | Frequency (Hz) |  | Interruption Rate |
| :--- | :---: | :---: | :--- |
| Dial | 350 | 440 | Steady |
| Reorder | 480 | 620 | Repeat, tones on and off $250 \mathrm{~ms} \pm 25 \mathrm{~ms}$ each. |
| Busy | 480 | 620 | Repeat, tones on and off $500 \mathrm{~ms} \pm 50 \mathrm{~ms}$ each. |
| Audible Ring | 440 | 480 | Reat, tones on $2 \pm 0.2 \mathrm{~s}$, tones off $4 \pm 0.4 \mathrm{~s}$ |
| Recall Dial | 350 | 440 | Three bursts tones on and off $100 \mathrm{~ms} \pm 20 \mathrm{~ms}$ each followed by dail tone. |
| Special AR | 440 | 480 | Tones on $1 \pm 0.2 \mathrm{~s}$, followed by single 440 Hz on for 0.2 s on, and silence for $3 \pm$ <br> 0.3 s, repeat. |
| Intercept | 440 | 620 | Repeat alternating tones, each on for $230 \mathrm{~ms} \pm 70 \mathrm{~ms}$ with total cycle of $500 \pm 50$ <br> ms. |
| Call Waiting | 440 | Off | One burst $200 \pm 100 \mathrm{~ms}$ |
| Busy Verification | 440 | Off | One burst of tone on $1.75 \pm 0.25 \mathrm{~s}$ before attendant intrudes, followed by burst of <br> tone $0.65 \pm 0.15 \mathrm{~s}$ on, 8 to 20 s apart for as long as the call lasts |
| Executive Override | 440 | Off | One burst of tone for $3 \pm 1 \mathrm{~s} \mathrm{before} \mathrm{overriding} \mathrm{station} \mathrm{intrudes}$ |
| Confirmation | 350 | 440 | Three bursts on and off 100 ms each or 100 ms on, 100 ms off, 300 ms on |

Table 4 Absolute Maximum Ratings

| Storage Temperature | $-55^{\circ}$ to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating Ambient Temperature | $-25^{\circ}$ to $70^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature for the M-991-02SM | $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | 7.0 V |
| Any Input Voltage | $\mathrm{V}_{\text {SS }}-0.6$ to $\mathrm{V}_{\mathrm{DD}}+0.6 \mathrm{~V}$ |
| Note: <br> 1. Exceeding these ratings may permanently damage the $\mathrm{M}-991$. |  |



Figure 5 Expanded Wire Data Timing Diagram

Table 5 Specifications

| PARAMETER |  | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply and Reference | $V_{D D}$ | 4.75 | - | 5.25 | V | 1 |
|  | Current Drain, IDD | - | 2.0/4.0 | +2+2 | mA | 8 |
|  | VREF Pin: | -2 | - |  | \% |  |
|  | Deviation from ( $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\text {SS }}$ )/2 |  |  |  |  |  |
|  | Internal Resistance from $V_{\text {REF }}$ to $V_{D D}$, $\mathrm{V}_{S S}$ | 3.25 | - | 6.75 | k $\Omega$ |  |
| Oscillator | Frequency Deviation | -0.01 | - | +0.01 | \% | 7 |
|  | External Clock: (XOUT open) | 0 | - | 0.2 | V |  |
|  | $\mathrm{V}_{\text {IL }}$ |  |  |  |  |  |
|  | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{DD}}-0.2$ | - | VDD | V |  |
|  | Duty Cycle | 40 | - | 60 | \% |  |
|  | XIN, XOUT Loading: | - | - | 10 | pF |  |
|  | Capacitance |  |  |  |  | 10 |
|  | Resistance | 20 | - | - | $\mathrm{M} \Omega$ |  |
| Tone Output | Frequency Deviation | -0.5 | - | +0.5 | \% |  |
|  | Level | 100 | - | 180 | mV | 2 |
|  | Distorting Components | -35 | - | - | dB | 3 |
|  | Idle | - | - | -60 | dBm | 4 |
|  | OUTDRIVE Envelope Rise Time | - | - | 4 | ms | 5 |
| Control | DX, $\overline{\mathrm{CE}}$ Pns: | - | - | 0.5 | V | 6 |
|  | VIL |  |  |  |  |  |
|  | $\mathrm{V}_{\text {IH }}$ | 2.5 | - | - | V |  |
|  | Mute Pins: |  |  | 1.5 | V |  |
|  | $\mathrm{V}_{\text {OL }}\left(\mathrm{I}_{\text {SINK }}=-100 \mu \mathrm{~A}\right)$ | - | - |  |  |  |
|  | $\mathrm{V}_{\text {OH }}($ ISOURCE $=100 \mu \mathrm{~A})$ | $\mathrm{V}_{\mathrm{DD}}-1.5$ | - | - | V |  |
| Timing | Data Setup (tDs) | 200 | - | - | ns | 11 |
|  | Data Hold (tDH) | 10 | - | - | ns |  |
|  | Chip Enable Fall (tpl) | - | - | 90 | ns |  |
|  | Tone On Delay (tTO) | - | - | 5 | ms |  |
|  | Tone Off Delay (ttD) | - | - | 5 | ms |  |
|  | Mute Delay from Outdrive (tMO) | - | - | 200 | ns |  |
| Notes: (unless otherwise specified) <br> 1. All DC voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$. <br> 2. Vrms per tone, $540 \Omega$ load. <br> 3. Any one frequency relative to the lowest level output tone ( $\mathrm{f}<4000 \mathrm{~Hz}$ ). <br> 4. $0 \mathrm{dBm}=0.775 \mathrm{Vrms}$. <br> 5. To $90 \%$ maximum amplitude. <br> 6. For all supply voltages in the operating range. <br> 7. At XOUT pin as compared to 3.579545 MHz . <br> 8. OUTDRIVE with load $>5 \mathrm{~K} \Omega /$ OUTDRIVE with $540 \Omega$ load. <br> 9. Resistance at $\mathrm{V}_{\text {REF }}$ to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}>1 \mathrm{M} \Omega$. <br> 10. Crystal oscillator active. <br> 11. Measured $90 \%$ to $10 \%$. |  |  |  |  |  |  |



| Tolerances |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inches |  |  | Metric (mm) |  |
|  | Min | Max | Min | Max |  |
| A |  | .210 |  | 5.33 |  |
| A1 | .015 |  | .38 |  |  |
| b | .014 | .022 | .36 | .56 |  |
| b2 | .045 | .070 | 1.1 | 1.8 |  |
| C | .008 | .014 | .20 | .36 |  |
| D | .735 | .775 | 18.7 | 19.7 |  |
| E | .300 | .325 | 7.6 | 8.3 |  |
| E1 | .240 | .280 | 6.1 | 7.1 |  |
| e | .100 BSC | 2.54 BSC |  |  |  |
| ec | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |  |
| L | .115 | .150 | 2.9 | 4.1 |  |

## 16-Pin SOIC



| Tolerances |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | (Inches) |  | Metric (mm) |  |
|  | Min | Max | Min | Max |
| A | .0926 | .1043 | 2.35 | 2.65 |
| A1 | .0040 | .0118 | .10 | .30 |
| b | .013 | .020 | .33 | .51 |
| D | .3977 | .4133 | 10.10 | 10.50 |
| E | .2914 | .2992 | 7.4 | 7.6 |
| e | .050 BSC |  | 1.27 BSC |  |
| H | .394 | .419 | 10.00 | 10.65 |
| L | .016 | .050 | .40 | 1.27 |

Figure 6 Package Dimensions


Figure 7 Typical Application

