



M-8870 DTMF Receiver

- Low power consumption
- Adjustable acquisition and release times
- Central office quality and performance
- Power-down and inhibit modes (-02 only)
- Inexpensive 3.58 MHz time base
- Single 5 volt power supply
- Dial tone suppression
- Applications include: telephone switch equipment, remote data entry, paging systems, personal computers, credit card systems

The M-8870 is a full DTMF Receiver that integrates both bandsplit filter and decoder functions into a single 18-pin DIP or SOIC package. Manufactured using CMOS process technology, the M-8870 offers low power consumption (35 mW max) and precise data handling. Its filter section uses switched capacitor technology for both the high and low group filters and for dial tone rejection. Its decoder uses digital counting techniques to detect and decode all 16 DTMF tone pairs into a 4-bit code. External component count is minimized by provision of an on-chip differential input amplifier, clock generator, and latched tri-state interface bus. Minimal external components required include a low-cost 3.579545 MHz color burst crystal, a timing resistor, and a timing capacitor.




Figure 1 Pin Connections

The M-8870-02 provides a "power-down" option which, when enabled, drops consumption to less than 0.5 mW. The M-8870-02 can also inhibit the decoding of fourth column digits (see Table 5).




Figure 2 Block Diagram

Functional Description

M-8870 operating functions (see Figure 2) include a bandsplit filter that separates the high and low tones of the received pair, and a digital decoder that verifies both the frequency and duration of the received tones before passing the resulting 4-bit code to the output bus.

Filter

The low and high group tones are separated by applying the dual-tone signal to the inputs of two 6th order switched capacitor bandpass filters with bandwidths that correspond to the bands enclosing the low and high group tones. The filter also incorporates notches at 350 and 440 Hz, providing excellent dial tone rejection. Each filter output is followed by a single-order switched capacitor section that smooths the signals prior to limiting. Signal limiting is performed by high-gain comparators provided with hysteresis to prevent detection of unwanted low-level signals and noise. The comparator outputs provide full-rail logic swings at the frequencies of the incoming tones.

Decoder

The M-8870 decoder uses a digital counting technique to determine the frequencies of the limited tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm is used to protect against tone simulation by extraneous signals (such as voice) while tolerating small frequency variations. The algorithm ensures an optimum combination of immunity to talkoff and tolerance to interfering signals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as "signal condition"), it raises the Early Steering flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.

Steering Circuit

Before a decoded tone pair is registered, the receiver checks for a valid signal duration (referred to as "character-recognition-condition"). This check is performed by an external RC time constant driven by ESt. A logic high on ESt causes VC (see Figure 2) to rise as the capacitor discharges. Provided that signal condition is maintained (ESt remains high) for the validation period ($t_{\rm GTF}$), $V_{\rm C}$ reaches the threshold ($V_{\rm TSt}$) of the steering logic to register the tone pair, thus latching its corresponding 4-bit code (see Table 3) into the output latch. At this point, the GT output is activated and drives $V_{\rm C}$ to $V_{\rm DD}$. GT continues to drive high as long as ESt remains high. Finally, after a




Figure 3 Basic Steering Circuit

short delay to allow the output latch to settle, the "delayed steering" output flag (StD) goes high, signaling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three-state control input (OE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropouts) too short to be considered a valid pause. This capability, together with the ability to select the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.




Figure 4 Single-Ended Input Configuration

Guard Time Adjustment

Where independent selection of signal duration and interdigit pause are not required, the simple steering circuit of Figure 3 is applicable. Component values are chosen according to the formula:

$$\begin{split} t_{REC} &= t_{DP} + t_{GTP} \\ t_{GTP} &\cong 0.67 \ RC \end{split}$$

The value of t_{DP} is a parameter of the device and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 μ F is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a t_{REC} of 40 ms would be 300 k Ω . A typical circuit using this steering configuration is shown in Figure 4. The timing requirements for most telecommunication applications are satisfied with this circuit. Different steering arrangements may be used to select independently the guard times for tone-present (t_{GTP}) and tone-absent (t_{GTA}). This may be necessary to meet system specifications that place both accept and reject limits on both tone duration and interdigit pause.

Table 1 Pin Functions

Pin	Name	Description					
1	IN+	Non-inverting input	Connections to the front-end differential amplifier.				
2	IN-	Inverting input					
3	GS	Gain select. Gives access to output of front-end amplifier for connection of feedback resistor.					
4	V _{REF}	Reference voltage outp	ut (nominally V _{DD} /2). May be used to bias the inputs at mid-rail.				
5	INH*	Inhibits detection of ton	es representing keys A, B, C, and D.				
6	PD*	Power down. Logic high	powers down the device and inhibits the oscillator. Internal pulldown.				
7	OSC1	Clock input	3.579545 MHz crystal connected between these pins completes the internal oscillator.				
8	OSC2	Clock output					
9	V _{SS}	Negative power supply (normally connected to 0 V).					
10	OE	Tri-statable output enable (input). Logic high enables the outputs Q1 - Q4. Internal pullup.					
11 - 14	Q1, Q2, Q3, Q4	Tri-statable data outputs. When enabled by OE, provides the code corresponding to the last valid tone pair received (see Table 5).					
15	StD	Delayed steering output. Presents a logic high when a received tone pair has been registered and the output latch is updated. Returns to logic low when the voltage on St/GT falls below V _{TSt} .					
16	ESt	Early steering output. Presents a logic high immediately when the digital algorithm detects a recognizable tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.					
17	St/GT	Steering input/guard time output (bidirectional). A voltage greater than V _{TSt} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V _{TSt} frees the device to accept a new tone pair. The GT output acts to reset the external steering time constant, and its state is a function of ESt and the voltage on St. (See Figure 7).					
18	V_{DD}	Positive power supply. (Normally connected to +5V.)					
* -02	only. Conr	nect to V _{SS} for -01 versio	n				

Guard time adjustment also allows the designer to tailor system parameters such as talkoff and noise immunity. Increasing t_{REC} improves talkoff performance, since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. On the other hand, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to dropouts would be required. Design information for guard time adjustment is shown in Figure 5.




Figure 5 Guard Time Adjustment

Power-down and Inhibit Mode (-02 only)

A logic high applied to pin 6 (PD) will place the device into standby mode to minimize power consumption. It stops the oscillator and the functioning of the filters. On the M-8870-01 models, this pin is tied to ground (logic low).

Inhibit mode is enabled by a logic high input to pin 5 (INH). It inhibits the detection of 1633 Hz. The output code will remain the same as the previous detected code (see Table 1). On the M-8870-01 models, this pin is tied to ground (logic low).

Input Configuration

The input arrangement of the M-8870 provides a differential input operational amplifier as well as a bias source (V_{REF}) to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for gain adjustment.

In a single-ended configuration, the input pins are connected as shown in Figure 4 with the op-amp connected for unity gain and V_{REF} biasing the input at $1/2V_{DD}.$ Figure 6 shows the differential configuration, which permits gain adjustment with the feedback resistor $R_{\rm 5}.$

DTMF Clock Circuit

The internal clock circuit is completed with the addition of a standard 3.579545 MHz television color burst crystal. The crystal can be connected to a single M-8870 as shown in Figure 4, or to a series of M-8870s. As illustrated in Figure 7, a single crystal can be used to connect a series of M-8870s by coupling the oscillator output of each M-8870 through a 30 pF capacitor to the oscillator input of the next M-8870.

Table 2 Absolute Maximum Ratings

Symbol	Value		
V_{DD}	6.0 V max		
V_{DC}	V _{SS} -0.3, V _{DD} +0.3		
I _{DD}	10 mA max		
T _A	-40°C to + 85°C		
T _S	-65°C to + 150°C		
	V _{DD} V _{DC} I _{DD} T _A		

Table 3 DC Characteristics

Parameter	Symbol	Min	Тур*	Max	Units	Test Conditions
Operating supply voltage	V _{DD}	4.75		5.25	V	
Operating supply current	I _{DD}		3.0	7.0	mA	
Standby supply current (see Note 3)	$I_{DD}Q$			100	μA	PD=V _{DD}
Power consumption	Po		15	35	mW	f = 3.579 MHz, V _{DD} = 5.0 V
Low level input voltage	V _{IL}			1.5	V	
High level input voltage	V _{IH}	3.5			V	
Input leakage current	I _{IH} /I _{IL}		0.1		μΑ	V _{IN} = V _{SS} or V _{DD} (see Note 2)
Pullup (source) current on OE	I _{SO}		6.5	15.0	μΑ	OE = 0 V
Input impedance, signal inputs 1, 2	R _{IN}	8	10		mΩ	@ 1 kHz
Steering threshold voltage	V _{TSt}	2.2		2.5	V	
Low level output voltage	V _{OL}			0.03	V	No load
High level output voltage	Voh	V _{DD} - 0.03			V	No load
Output low (sink) current	l _{OL}	1.0	2.5		mA	V _{OUT} = 0.4 V
Output high (source) current	I _{OH}	0.4	0.8		mA	V _{OUT} = V _{DD} - 0.4 V
Output voltage V _{REF}	V _{REF}	2.4		2.7	V	No load
Output resistance V _{REF}	R _{OR}		10		kΩ	

Table 4 Operating Characteristics - Gain Setting Amplifier


Parameter	Symbol	Min	Тур*	Max	Units	Test Conditions
Input leakage current	I _N		± 100		nA	V _{SS} < V _{IN} < V _{DD}
Input resistance	R _{IN}	4			MΩ	
Input offset voltage	Vos		± 25		mV	
Power supply rejection	PSRR	50			dB	1 KHz
Common mode rejection	CMRR	55			dB	-3.0V < V _{IN} < 3.0V
DC open loop voltage gain	A _{VOL}	60			dB	
Open loop unity gain bandwidth	f _C	1.2	1.5		MHz	
Output voltage swing	Vo	3.5			V _{P-P}	RL≥100 KΩ to V _{SS}
Tolerable capacitive load (GS)	C _L			100	pF	
Tolerable resistive load (GS)	RL			50	kΩ	
Common mode range	V _{CM}	2.5			V _{P-P}	No load

^{*}Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

^{1.} All voltages referenced to V_{SS} unless otherwise noted. For typical values V_{DD} = 5.0 V, V_{SS} = 0 V, TA = 25°C.

Table 5 Tone Decoding

F _{LOW}	F _{HIGH}	Key (ref.)	OE	Q4	Q3	Q2	Q1
697	1209	1	Н	0	0	0	1
697	1336	2	Н	0	0	1	0
697	1477	3	Н	0	0	1	1
770	1209	4	Н	0	1	0	0
770	1336	5	Н	0	1	0	1
770	1477	6	Н	0	1	1	0
852	1209	7	Н	0	1	1	1
852	1336	8	Н	1	0	0	0
852	1477	9	Н	1	0	0	1
941	1336	0	Н	1	0	1	0
941	1209	*	Н	1	0	1	1
941	1477	#	Н	1	1	0	0
697	1633	Α	Н	1	1	0	1
770	1633	В	Н	1	1	1	0
852	1633	С	Н	1	1	1	1
941	1633	D	Н	0	0	0	0
ANY	ANY	ANY	L	Z	Z	Z	Z
L = logic low, H = logic high, Z = high impedance							



0SC1 0SC2 0SC1 0SC2 0SC1 0SC2 30 pF 30 pF

Figure 7 Common Crystal Connection

Figure 6 Differential Input Configuration

Ordering Information

M-8870-01 18-pin plastic DIP M-8870-01SM 18-pin plastic SOIC

M-8870-01SMTR 18-pin plastic SOIC, tape and reel M-8870-02P 18-pin plastic DIP, power-down

option

M-8870-02S 18-pin plastic SOIC, power-down

option

M-8870-02T 18-pin plastic SOIC, power-down

option, tape and reel


Table 6 AC Specifications

Parameter	Symbol	Min	Typ*	Max	Units	Notes	
Valid input signal levels (each tone of com-	Cymbol	-29	.,,,,	+1	dBm	110100	
posite signal)		27.5		869	mVRMS	1,2,3,4,5,8	
Positive twist accept		27.0		10	dB		
Negative twist accept				10	dB	2,3,4,8	
Frequency deviation accept limit				± 1.5% + 2 Hz	Nom.	2,3,5,8,10	
Frequency deviation reject limit		±3.5%			Nom.	2,3,5	
Third tone tolerance		-25	-16		dB	2,3,4,5,8,9,13,14	
Noise tolerance			-12		dB	2,3,4,5,6,8,9	
Dial tone tolerance		+18	+22		dB	2,3,4,5,7,8,9	
Tone present detection time	t _{DP}	5	8	14	ms	San Figure 9	
Tone absent detection time	t_{DA}	0.5	3	8.5	ms	See Figure 8	
Minimum tone duration accept	t _{REC}			40	ms		
Maximum tone duration reject	tREC	20			ms	User adjustable (see Figures 3	
Minimum interdigit pause accept	t _{ID}			40	ms	and 5)	
Maximum interdigit pause reject	t _{DO}	20			ms		
Propagation delay (St to Q)	t _{PQ}		6	11	μs		
Propagation delay (St to StD)	t _{PStD}		9	16	μs	$OE = V_{DD}$	
Output data setup (Q to StD)	t _{QStD}		4.0		μS		
Propagation delay (OE to Q), enable	t _{PTE}		50	60	ns	B 10 kg C 50 pE	
Propagation delay (OE to Q), disable	t _{PTD}		300		ns	$R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF}$	
Crystal clock frequency	fcLK	3.5759	3.5795	3.5831	MHz		
Clock output (OSC2), capacitive load	C _{LO}			30	pF		

All voltages referenced to V_{SS} unless otherwise noted. For typical values $V_{DD} = 5.0 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$, $f_{CLK} = 3.579545 \text{ MHz}$. *Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Notes

- 1. dBm = decibels above or below a reference power of 1 mW into a 600 Ω load.
- 2. Digit sequence consists of all 16 DTMF tones.
- 3. Tone duration = 40 ms. Tone pause = 40 ms.
- 4. Nominal DTMF frequencies are used, measured at GS.
- 5. Both tones in the composite signal have an equal amplitude.
- 6. Bandwidth limited (0 to 3 kHz) Gaussian noise.
- 7. The precise dial tone frequencies are (350 and 440 Hz) $\pm\,2\%$.
- 8. For an error rate of better than 1 in 10,000.
- 9. Referenced to lowest level frequency component in DTMF signal.
- 10. Minimum signal acceptance level is measured with specified maximum frequency deviation.
- 11. Input pins defined as IN+, IN-, and OE.
- 12. External voltage source used to bias $V_{\mbox{\scriptsize REF}}$.
- 13. This parameter also applies to a third tone injected onto the power supply.
- 14. Referenced to Figure 4. Input DTMF tone level at -28 dBm.



Explanation of Events

- (A) Tone bursts detected, tone duration invalid, outputs not updated.
- (B) Tone #n detected, tone duration valid, tone decoded and latched in outputs.
- (C) End of tone #n detected, tone absent duration valid, outputs remain latched until next valid tone.
- (D) Outputs switched to high impedance state.
- (E) Tone #n + 1 detected, tone duration valid, tone decoded and latched in outputs (currently high impedance).
- (F) Acceptable dropout of tone #n + 1, tone absent duration invalid, outputs remain latched.
- (G) End of tone #n + 1 detected, tone absent duration valid, outputs remain latched until next valid tone.

Explanation of Symbols

VIN	DTMF composite input signal.
ESt	Early steering output. Indicates detection of valid tone frequencies.
St/GT	Steering input/guard time output. Drives external RC timing circuit.
Q1 - Q4	4-bit decoded tone output.
StD	Delayed steering output. Indicates that valid frequencies have been present/absent for the required guard time, thus constituting a valid signal.
OE	Output enable (input). A low level shifts Q1 - Q4 to its high impedance state.
tREC	Maximum DTMF signal duration not detected as valid.
t _{REC}	Minimum DTMF signal duration required for valid recognition.
t_{ID}	Minimum time between valid DTMF signals.
t_{DO}	Maximum allowable dropout during valid DTMF signal.
t_{DP}	Time to detect the presence of valid DTMF signals.
t_{DA}	Time to detect the absence of valid DTMF signals.
T_{GTP}	Guard time, tone present.
T_{GTA}	Guard time, tone absent.

Figure 8 Timing Diagram




Figure 9 Package Dimensions



CLARE LOCATIONS

Clare Headquarters 78 Cherry Hill Drive Beverly, MA 01915 Tel: 1-978-524-6700

Fax: 1-978-524-4900 Toll Free: 1-800-27-CLARE

Clare Micronix Division 145 Columbia

Aliso Viejo, CA 92656-1490 Tel: 1-949-831-4622 Fax: 1-949-831-4628

SALES OFFICES

AMERICAS

Americas Headquarters

Clare

78 Cherry Hill Drive Beverly, MA 01915 Tel: 1-978-524-6700 Fax: 1-978-524-4900 Toll Free: 1-800-27-CLARE

Eastern Region

Clare

P.O. Box 856 Mahwah, NJ 07430 Tel: 1-201-236-0101 Fax: 1-201-236-8685 Toll Free: 1-800-27-CLARE

Central Region

Clare Canada Ltd. 3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1 Tel: 1-905-333-9066

Fax: 1-905-333-9066

Northwestern Region

Clare

1852 West 11th Street, #348 Tracy, CA 95376 Tel: 1-209-832-4367 Fax: 1-209-832-4732 Toll Free: 1-800-27-CLARE

Southwestern Region

Clare

2816 Nevis Circle Costa Mesa, CA 92626 Tel: 1-714-556-3661 Fax: 1-714-546-4254 Toll Free: 1-800-27-CLARE

Canada

Clare Canada Ltd. 3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1

Tel: 1-905-333-9066 Fax: 1-905-333-1824

EUROPE

European Headquarters

CP Clare nv Bampslaan 17 B-3500 Hasselt (Belgium) Tel: 32-11-300868 Fax: 32-11-300890

France

Clare France Sales Lead Rep 99 route de Versailles 91160 Champlan France

Tel: 33 1 69 79 93 50 Fax: 33 1 69 79 93 59

Germany

Clare Germany Sales ActiveComp Electronic GmbH Mitterstrasse 12 85077 Manching Germany

Tel: 49 8459 3214 10 Fax: 49 8459 3214 29

Italy

C.L.A.R.E.s.a.s. Via C. Colombo 10/A I-20066 Melzo (Milano) Tel: 39-02-95737160 Fax: 39-02-95738829

Sweden

Clare Sales Comptronic AB Box 167 S-16329 Spånga Tel: 46-862-10370 Fax: 46-862-10371

United Kingdom

Clare UK Sales
Marco Polo House
Cook Way
Bindon Road
Taunton
UK-Somerset TA2 6BG

Tel: 44-1-823 352541 Fax: 44-1-823 352797

ASIA PACIFIC

Asian Headquarters

Clare Room N1016, Chia-Hsin, Bldg II, 10F, No. 96, Sec. 2 Chung Shan North Road Taipei, Taiwan R.O.C.

Tel: 886-2-2523-6368 Fax: 886-2-2523-6369

http://www.clare.com

Clare cannot assume responsibility for use of any circuitry other then circuitry entirely embodied in this Clate piroddigate licenses nor indemnity are expressed or implied. Clare reses the right to change the specification and cirguitithout notice attimathe products described in this document are not intended for use in medical implantation or other direct life support applications where malfunction may result in direct physical harm, injur or death to a person.

Specification: 40-406-00011, Rev. F
© Copyright 2000, CP Clare Corporation d/b/a Clare
All rights reserved. Printed in USA.
07/28/00