



TERASIC CYCLONE II EP2C35 DAUGHTER BOARD











SCHEMATIC	CONTENT	PAGE
TOP	COVER PAGE , TOP	01 ~ 03
AUDIO	WM8731	04 ~ 04
DISPLAY	LCD , LED , 7SEGMENT	05 ~ 06
EP2C35	EP2C35 BANK1..BANK8 , POWER , CONFIG	07 ~ 11
ETHERNET	DM9000A	12 ~ 12
INPUT	CLOCK , PS2 , RS232 , KEY , SWITCH , CONNECT	13 ~ 17
MEMORY	SRAM , DRAM , FLASH , SD CARD	18 ~ 19
POWER	POWER	20 ~ 20
USB BLASTER	USB BLASTER	21 ~ 21
USB DEVICE	USB DEVICE	22 ~ 22
VIDEO	ADV7181 , ADV7123	23 ~ 24




Title		
ALTERA DE2		
Size	Document Number	Rev
B	PLACEMENT	1.2
Date:	Monday, December 12, 2005	Sheet 2 of 24







AUD_ADCCDAT → AUD_ADCCDAT












Title		
ALTERA DE2		
Size	Document Number	Rev
B	TOP LEVEL	1.2
Date:	Monday, December 12, 2005	Sheet 3 of 24



Title		
ALTERA DE2		
Size	Document Number	Rev
A	AUDIO	1.2
Date:	Monday, December 12, 2005	Sheet 4 of 24



Title		
ALTERA DE2		
Size	Document Number	Rev
B	LCD AND LED	1.2
Date:	Monday, December 12, 2005	Sheet 5 of 24



Title		
ALTERA DE2		
Size	Document Number	Rev
B	7 SEGMENT	1.2
Date:	Monday, December 12, 2005	Sheet 6 of 24

HEX7 D10..6
 HEX6 D10..6
 HEX5 D10..6
 HEX4 D10..6

DRAM D10..151
 DRAM A0..111
 DRAM UDQM
 DRAM LDQM
 DRAM CLK
 DRAM CKE
 DRAM BA0
 DRAM BA1
 DRAM WE
 DRAM CAS
 DRAM RAS
 DRAM CS

LCD ON
 LCD BLON
 LCD RS
 LCD EN
 LCD WR
 LCD D10..71

SW10..171

OTG_INT1
 OTG_INT0
 OTG_DREQ1
 OTG_DREQ0
 OTG_DACK1
 OTG_DACK0
 OTG_RESET
 OTG_A1
 OTG_A0
 OTG_CS
 OTG_WE
 OTG_OE
 OTG_LSPPEED
 OTG_FSPPEED


OTG_D10..151
 50MHZ

U11A

GND Y6
 VCC12 Y7
 GND W7
 DRAM_CKE AA6
 DRAM_CLK AA7
 DRAM_CS AC3
 DRAM_RAS AB4
 DRAM_CAS AB3
 DRAM_BA1 AE3
 DRAM_BA0 AE2
 DRAM_WE AD2
 DRAM_LDQM AD2
 DRAM_UDQM Y5
 DRAM_D15 AA5
 DRAM_D14 AC1
 DRAM_D13 AC2
 DRAM_D12 AA3
 DRAM_D11 AA4
 DRAM_D10 AB1
 DRAM_D9 AB2
 DRAM_D8 W8
 DRAM_D7 VZ
 DRAM_D6 T8
 DRAM_D5 R8
 DRAM_D4 Y4
 DRAM_D3 Y3
 DRAM_D2 AA1
 DRAM_D1 AA2
 DRAM_D0 W6
 DRAM_A11 V5
 DRAM_A10 Y1
 DRAM_A9 W3
 DRAM_A8 W4
 DRAM_A7 U5
 DRAM_A6 U7
 DRAM_A5 U6
 DRAM_A4 W1
 DRAM_A3 W2
 DRAM_A2 V3
 DRAM_A1 V4
 DRAM_A0 T6
 SW13 T7
 SW17 V2
 SW16 V1
 SW15 U3
 SW14 U4
 HEX4_D0 X U10
 HEX4_D1 U9
 HEX4_D2 U1
 HEX4_D3 U2
 HEX4_D4 T4
 HEX4_D5 R7
 HEX4_D6 R6
 HEX5_D0 T3
 HEX5_D1 T2
 HEX5_D2 P6
 HEX5_D3 P7
 HEX5_D4 X T10
 HEX5_D5 R5
 HEX5_D6 R4
 HEX6_D0 R3
 HEX6_D1 R2
 HEX6_D2 P4
 SW11 P1
 SW12 P2

BANK1

CYCLONE II EP2C35



U11B

SW10 N1
 50MHZ N2
 HEX6_D3 M2
 HEX6_D4 M3
 HEX6_D5 M5
 HEX6_D6 M4
 HEX7_D0 X L10
 HEX7_D1 L3
 HEX7_D2 L2
 HEX7_D3 L9
 HEX7_D4 L6
 HEX7_D5 L7
 HEX7_D6 P9
 LCD_ON L4
 LCD_BLON K2
 LCD_RS K1
 LCD_EN K3
 LCD_WR K4
 LCD_D0 J1
 LCD_D1 J2
 LCD_D2 H1
 LCD_D3 H2
 LCD_D4 J4
 LCD_D5 J3
 LCD_D6 H4
 LCD_D7 H3
 OTG_WE G2
 OTG_CS F1
 OTG_A1 F2
 OTG_A0 K7
 OTG_D15 K8
 OTG_D14 J6
 OTG_D13 G3
 OTG_D12 M3
 OTG_D11 G4
 OTG_D10 K5
 OTG_D9 E1
 OTG_D8 E2
 OTG_D7 H6
 OTG_D6 J7
 OTG_D5 J8
 OTG_D4 J5
 OTG_D3 F7
 OTG_D2 D1
 OTG_D1 D2
 OTG_D0 F4
 OTG_FSPPEED F3
 OTG_LSPPEED G6
 OTG_RESET G5
 OTG_INT1 C3
 OTG_DACK0 C2
 OTG_DREQ0 E6
 OTG_DREQ1 E5
 OTG_INT0 B3
 OTG_DACK1 B2
 GND G7
 VCC12 H7
 GND E4

BANK2

CYCLONE II EP2C35

Title		
ALTERA DE2		
Size B	Document Number EP2C35 BANK1 AND BANK 2	Rev 1.2
Date:	Monday, December 12, 2005	Sheet 7 of 24

U11C

U11D

VCC12 G8
 GND F8
 AUD_ADCLRCK C6
 AUD_DACLRCK C6
 AUD_DACDAT A4
 AUD_BCLK B4
 AUD_XCK A5
 AUD_ADCCDAT B5
 I2C_SDAT B6
 I2C_SCLK C4
 TD_RESET A6
 TD_D4 C4
 TD_HS D5
 TD_VS K9
 TD_D0 J9
 TD_D1 E8
 TD_D2 H8
 TD_D3 H10
 TD_D4 G9
 TD_D5 F9
 TD_D6 D7
 TD_D7 C7
 VGA_BLANK D6
 VGA_SYNC B7
 VGA_HS A7
 VGA_VS D8
 VGA_R0 C8
 VGA_R1 F10
 VGA_R2 G10
 VGA_R3 D9
 VGA_R4 C9
 VGA_CLOCK B8
 VGA_R5 A8
 VGA_R6 H11
 VGA_R7 H12
 VGA_R8 F11
 VGA_R9 F10
 VGA_G0 B9
 VGA_G1 A9
 VGA_G2 C10
 VGA_G3 D10
 VGA_G4 B10
 VGA_G5 A10
 VGA_G6 G11
 VGA_G7 D11
 VGA_G8 F12
 VGA_G9 D12
 VGA_B0 J13
 VGA_B1 J14
 VGA_B2 F12
 VGA_B3 G12
 VGA_B4 J10
 VGA_B5 J11
 VGA_B6 C11
 VGA_B7 B11
 VGA_B8 C12
 VGA_B9 B12
 27MHZ D13
 SW7 C13

VCCA_PLL3
 GNDA_PLL3
 B3_L50N/DEV_CLRN
 B3_L50P
 B3_L51P
 B3_L51N
 B3_L52P
 B3_L52N
 B3_L53P/CDPCLK7
 B3_L53N
 B3_L54P
 B3_L54N
 B3_L55P
 B3_L55N
 B3_VREFN1
 B3_IO_0
 B3_L56P
 B3_L56N
 B3_IO_1
 B3_L57P
 B3_L57N
 B3_IO_2
 B3_L58P
 B3_L58N
 B3_L59P
 B3_L59N
 B3_L60P
 B3_L60N
 B3_L61P
 B3_L61N
 B3_L62P/DPCLK11
 B3_L62N
 B3_L63P
 B3_L63N
 B3_L64P
 B3_L64N
 B3_L65P
 B3_L65N
 B3_L66P
 B3_L66N
 B3_L67P
 B3_L67N
 B3_IO_3
 B3_VREFN0
 B3_L68P
 B3_L68N
 B3_L69P
 B3_L69N
 B3_L70P
 B3_L70N
 B3_L71P
 B3_L71N
 B3_L72P
 B3_L72N
 B3_L73P/DPCLK10
 B3_L73N
 CLK11
 CLK10

BANK 3



CYCLONE II EP2C35

SW9 A13
 SW8 B13
 LINK_D0 B14
 LINK_D1 A14
 LINK_D2 D14
 LINK_D3 F14
 G14
 F13
 G13
 C15
 B15
 ENET_D7 B16
 ENET_D6 B16
 C16
 D15
 E15
 D16
 H15
 H16
 A17
 B17
 G15
 F15
 F16
 G16
 A18
 B18
 C17
 D17
 G17
 F17
 H17
 J17
 F18
 G18
 D18
 E18
 A19
 B19
 D19
 C19
 A20
 B20
 E20
 D20
 K16
 J16
 K17
 J18
 A21
 B21
 B22
 A22
 A23
 B23
 D21
 C21
 C22
 C23
 F19
 G19


CLK9
 CLK8
 B4_L74P/DPCLK9
 B4_L74N
 B4_IO_0
 B4_L75P
 B4_L75N
 B4_L76P
 B4_L76N
 B4_L77P
 B4_L77N
 B4_L78P
 B4_L78N
 B4_L79P
 B4_L79N
 B4_VREFN1
 B4_L80P
 B4_L80N
 B4_L81P
 B4_L81N
 B4_L82P
 B4_L82N
 B4_L83P
 B4_L83N
 B4_L84P
 B4_L84N
 B4_L85P/DPCLK8
 B4_L85N
 B4_L86P
 B4_L86N
 B4_L87P
 B4_L87N
 B4_L88P
 B4_L88N
 B4_L89P
 B4_L89N
 B4_L90P
 B4_L90N
 B4_L91P
 B4_L91N
 B4_L92P
 B4_L92N
 B4_VREFN0
 B4_IO_1
 B4_L93P
 B4_L93N
 B4_L94P
 B4_L94N
 B4_L95P
 B4_L95N
 B4_L96P/CDPCLK6
 B4_L96N
 B4_L97P
 B4_L97N
 B4_L98P
 B4_L98N
 B4_L99P
 B4_L99N
 GNDA_PLL2
 VCCA_PLL2

BANK 4

CYCLONE II EP2C35



Title		
ALTERA DE2		
Size B	Document Number EP2C35 BANK3 AND BANK 4	Rev 1.2
Date:	Monday, December 12, 2005	Sheet 8 of 24



U11E

GND	E21	GND_PLL2
VCC12	H20	VCCD_PLL2
G20	G20	GND_PLL2
GND	F20	PLL2_OUTN
	X F21	PLL2_OUTP
	X E22	B5_L100P
	X D23	B5_L100N
	X G21	B5_L101P
	X G22	B5_L101N
	X H21	B5_IO_0
	X E23	B5_L102P
	X E24	B5_L102N
	X B24	B5_L103P
25MHZ	B25	B5_L103N
UART TXD	C25	B5_L104P
UART RXD	C24	B5_L104N
PS2 DAT	D26	B5_L105P
PS2 CLK	D25	B5_L105N
GPIO B0	J22	B5_VREFN0
GPIO B1	F26	B5_L106P
GPIO B2	F25	B5_L106N
GPIO B3	F24	B5_L107P
GPIO B4	F23	B5_L107N
GPIO B5	J21	B5_L108P
GPIO B6	J20	B5_L108N
GPIO B7	F25	B5_L109P
GPIO B8	F26	B5_L109N
GPIO B9	N18	B5_L110P
GPIO B10	P18	B5_L110N
GPIO B11	G23	B5_L111P
GPIO B12	G24	B5_L111N
GPIO B13	K22	B5_IO_1
GPIO B14	G25	B5_L112P/CDPCLK5
GPIO B15	G26	B5_L112N
KEY0	H23	B5_L113P
GPIO B16	H24	B5_L113N
GPIO B17	J23	B5_L114P
GPIO B18	J24	B5_L114N
GPIO B19	H26	B5_L115P
GPIO B20	H19	B5_L115N
GPIO B21	K18	B5_IO2
GPIO B22	K19	B5_L116P
GPIO B23	K21	B5_L116N
GPIO B24	K23	B5_L117P
GPIO B25	K24	B5_L117N
GPIO B26	L21	B5_L118P
GPIO B27	L20	B5_L118N
GPIO B28	J25	B5_L119P
GPIO B29	J26	B5_L119N
GPIO B30	L23	B5_VREFN1
GPIO B31	L24	B5_L120P
GPIO B32	L25	B5_L120N
GPIO B33	L19	B5_IO_4
GPIO B34	K25	B5_L121P
GPIO B35	K26	B5_L121N
GPIO B36	M22	B5_L122P
GPIO B37	M23	B5_L122N
GPIO B38	M19	B5_L123P
GPIO B39	M20	B5_L123N
GPIO B40	N20	B5_L124P
GPIO B41	M21	B5_L124N
GPIO B42	M24	B5_L125P
GPIO B43	M25	B5_L125N
GPIO B44	N23	B5_L126P/DPCLK7
GPIO B45	N24	B5_L126N
KEY1	N25	CLK4
SW0	N26	CLK5
SW1		

U11F


SW2	P25	CLK6
EXT_CLOCK	P26	CLK7
KEY2	P23	B6_L127P/DPCLK6
GPIO B47	P24	B6_L127N
GPIO B48	R25	B6_L128P
GPIO B49	R24	B6_L128N
GPIO B50	R20	B6_IO_0
GPIO B51	T22	B6_L129P
GPIO B52	T23	B6_L129N
	X R17	B6_L130P
	X P17	B6_L130N
GPIO B53	T24	B6_L131P
GPIO B54	T25	B6_L131N
GPIO B55	T18	B6_VREFN0
	X T17	B6_IO_1
GPIO B56	T20	B6_L133P
GPIO B57	U26	B6_L133N
GPIO B58	U25	B6_L134P
GPIO B59	U23	B6_L134N
GPIO B60	U24	B6_L135P
GPIO B61	R19	B6_L135N
GPIO B62	T19	B6_L136P
GPIO B63	U20	B6_L136N
GPIO B64	U21	B6_L137P
GPIO B65	V26	B6_L137N
GPIO B66	V25	B6_L138P
GPIO B67	V24	B6_L138N
GPIO B68	V23	B6_L139P/CDPCLK4
GPIO B69	V26	B6_L139N
KEY3	W25	B6_L140P
GPIO B70	W23	B6_L140N
GPIO B71	W24	B6_IO_2
HEX3 D6	Y22	B6_L141P
HEX3 D5	Y25	B6_L141N
HEX3 D4	Y26	B6_L142P
HEX3 D3	AA26	B6_L142N
HEX3 D2	AA25	B6_L143P
HEX3 D1	Y23	B6_L143N
HEX3 D0	Y24	B6_L144P
HEX2 D6	AB25	B6_L144N
HEX2 D5	AB26	B6_L145P
HEX2 D4	AC26	B6_L145N
HEX2 D3	AC25	B6_VREFN1
HEX2 D2	V22	B6_L146P
HEX2 D1	AB23	B6_L146N
HEX2 D0	AB24	B6_L147P
HEX1 D6	AA23	B6_L147N
HEX1 D5	AA24	B6_L148P
HEX1 D4	Y22	B6_L148N
HEX1 D3	W21	PLL4_OUTP
HEX1 D2	V21	PLL4_OUTN
HEX1 D1	V20	B6_IO_3
HEX1 D0	V21	B6_L149P
SD_CMD	AD24	B6_L149N
SD_DAT	AE24	B6_L150P/NCEO
SD_CLK	AE25	B6_L150N/INIT_DONE
IRDA_TXD	AC23	B6_IO_4
IRDA_RXD	W20	GND_PLL4
SD_DAT3	Y20	VCCD_PLL4
GND	AA21	GND_PLL4

BANK5


BANK6

CYCLONE II EP2C35


CYCLONE II EP2C35










Title		
ALTERA DE2		
Size	Document Number	Rev
B	EP2C35 BANK5 AND BANK 6	1.2
Date:	Monday, December 12, 2005	Sheet 9 of 24




Title		
ALTERA DE2		
Size B	Document Number EP2C35 BANK7 AND BANK 8	Rev 1.2
Date:	Monday, December 12, 2005	Sheet 10 of 24



EP2C35-672 PIN POWER




Title		
ALTERA DE2		
Size	Document Number	Rev
B	EP2C35 POWER AND CONFIG	1.2
Date:	Monday, December 12, 2005	Sheet 11 of 24





- ENET D10_15]
- ENET_RESET
- ENET_INT
- ENET_IOR
- ENET_IOW
- ENET_CS
- ENET_CMD
- 25MHZ




Title		
ALTERA DE2		
Size	Document Number	Rev
B	DM9000AE	1.2
Date:	Monday, December 12, 2005	Sheet 12 of 24




Title		
ALTERA DE2		
Size	Document Number	Rev
A	CLOCK	1.2
Date:	Monday, December 12, 2005	Sheet 13 of 24




Title		
ALTERA DE2		
Size	Document Number	Rev
A	PS2 AND RS232	1.2
Date:	Monday, December 12, 2005	Sheet 14 of 24




Title		
ALTERA DE2		
Size	Document Number	Rev
A	KEY AND SWITCH	1.2
Date:	Monday, December 12, 2005	Sheet 15 of 24













GPIO_B[0..35]








Title		
ALTERA DE2		
Size	Document Number	Rev
B	CONNECT A	1.2
Date:	Monday, December 12, 2005	Sheet 16 of 24







GPIO B[36..71]




Title		
ALTERA DE2		
Size	Document Number	Rev
B	CONNECT B	1.2
Date:	Monday, December 12, 2005	Sheet 17 of 24




Title		
ALTERA DE2		
Size	Document Number	Rev
A	SDRAM AND SRAM	1.2
Date:	Monday, December 12, 2005	Sheet 18 of 24




Title		
ALTERA DE2		
Size	Document Number	Rev
A	FLASH	1.2
Date:	Monday, December 12, 2005	Sheet 19 of 24




Title		ALTERA DE2	
Size	Document Number	Rev	
Custom	POWER	1.2	
Date:	Monday, December 12, 2005	Sheet	20 of 24





Title		
ALTERA DE2		
Size	Document Number	Rev
B	USB BLASTER	1.2
Date:	Monday, December 12, 2005	Sheet 21 of 24



Title		
ALTERA DE2		
Size	Document Number	Rev
B	ISP 1362	1.2
Date:	Monday, December 12, 2005	Sheet 22 of 24



Title		
ALTERA DE2		
Size	Document Number	Rev
A	ADV7181B	1.2
Date:	Monday, December 12, 2005	Sheet 23 of 24



Title		
ALTERA DE2		
Size	Document Number	Rev
A	ADV7123	1.2
Date:	Monday, December 12, 2005	Sheet 24 of 24