Hierarchy Input Constant Input Unused Input Floating Input Output Constant Output Unused Output Floating Output Bidir Constant Bidir Unused Bidir Input only Bidir Output only Bidir
s1|step_zoom 54 27 0 27 27 27 27 27 0 0 0 0 0
s1 214 62 7 62 62 62 62 62 0 0 0 0 0
sz 30 0 0 0 81 0 0 0 0 0 0 0 0
comb_1484 54 30 0 30 27 30 30 30 0 0 0 0 0
ma23|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma23|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma23|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma23 132 36 0 36 67 36 36 36 0 0 0 0 0
ma22|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma22|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma22|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma22 132 36 0 36 67 36 36 36 0 0 0 0 0
ma21|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma21|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma21|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma21 132 36 0 36 67 36 36 36 0 0 0 0 0
ma20|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma20|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma20|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma20 132 36 0 36 67 36 36 36 0 0 0 0 0
ma19|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma19|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma19|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma19 132 36 0 36 67 36 36 36 0 0 0 0 0
ma18|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma18|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma18|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma18 132 36 0 36 67 36 36 36 0 0 0 0 0
ma17|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma17|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma17|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma17 132 36 0 36 67 36 36 36 0 0 0 0 0
ma16|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma16|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma16|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma16 132 36 0 36 67 36 36 36 0 0 0 0 0
ma15|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma15|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma15|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma15 132 36 0 36 67 36 36 36 0 0 0 0 0
ma14|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma14|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma14|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma14 132 36 0 36 67 36 36 36 0 0 0 0 0
ma13|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma13|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma13|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma13 132 36 0 36 67 36 36 36 0 0 0 0 0
ma12|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma12|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma12|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma12 132 36 0 36 67 36 36 36 0 0 0 0 0
ma11|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma11|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma11|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma11 132 36 0 36 67 36 36 36 0 0 0 0 0
ma10|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma10|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma10|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma10 132 36 0 36 67 36 36 36 0 0 0 0 0
ma9|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma9|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma9|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma9 132 36 0 36 67 36 36 36 0 0 0 0 0
ma8|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma8|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma8|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma8 132 36 0 36 67 36 36 36 0 0 0 0 0
ma7|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma7|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma7|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma7 132 36 0 36 67 36 36 36 0 0 0 0 0
ma6|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma6|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma6|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma6 132 36 0 36 67 36 36 36 0 0 0 0 0
ma5|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma5|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma5|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma5 132 36 0 36 67 36 36 36 0 0 0 0 0
ma4|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma4|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma4|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma4 132 36 0 36 67 36 36 36 0 0 0 0 0
ma3|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma3|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma3|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma3 132 36 0 36 67 36 36 36 0 0 0 0 0
ma2|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma2|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma2|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma2 132 36 0 36 67 36 36 36 0 0 0 0 0
ma1|mult3 54 0 0 0 27 0 0 0 0 0 0 0 0
ma1|mult2 54 0 0 0 27 0 0 0 0 0 0 0 0
ma1|mult1 54 0 0 0 27 0 0 0 0 0 0 0 0
ma1 132 36 0 36 67 36 36 36 0 0 0 0 0
f1 13 0 4 0 12 0 0 0 0 0 0 0 0
m1|u3|altsyncram_component|auto_generated 32 0 0 0 10 0 0 0 0 0 0 0 0
m1|u3 32 18 0 18 10 18 18 18 0 0 0 0 0
m1|u2|altsyncram_component|auto_generated 32 0 0 0 10 0 0 0 0 0 0 0 0
m1|u2 32 0 0 0 10 0 0 0 0 0 0 0 0
m1|u1|altsyncram_component|auto_generated 32 0 0 0 10 0 0 0 0 0 0 0 0
m1|u1 32 0 0 0 10 0 0 0 0 0 0 0 0
m1|u0|altsyncram_component|auto_generated 32 0 0 0 10 0 0 0 0 0 0 0 0
m1|u0 32 0 0 0 10 0 0 0 0 0 0 0 0
m1 33 0 0 0 30 0 0 0 0 0 0 0 0
u1|u0 27 0 0 0 3 0 0 0 1 0 0 0 0
u1 2 0 0 0 1 0 0 0 1 0 0 0 0
u12 4 2 0 2 3 2 2 2 0 0 0 0 0
u11|altshift_taps_component|auto_generated|cntr3 4 0 0 0 1 0 0 0 0 0 0 0 0
u11|altshift_taps_component|auto_generated|cntr1|cmpr6 20 0 0 0 1 0 0 0 0 0 0 0 0
u11|altshift_taps_component|auto_generated|cntr1 2 0 0 0 10 0 0 0 0 0 0 0 0
u11|altshift_taps_component|auto_generated|altsyncram2 40 1 0 1 16 1 1 1 0 0 0 0 0
u11|altshift_taps_component|auto_generated 19 0 0 0 32 0 0 0 0 0 0 0 0
u11 19 0 0 0 16 0 0 0 0 0 0 0 0
u10|altshift_taps_component|auto_generated|cntr3 4 0 0 0 1 0 0 0 0 0 0 0 0
u10|altshift_taps_component|auto_generated|cntr1|cmpr6 20 0 0 0 1 0 0 0 0 0 0 0 0
u10|altshift_taps_component|auto_generated|cntr1 2 0 0 0 10 0 0 0 0 0 0 0 0
u10|altshift_taps_component|auto_generated|altsyncram2 40 1 0 1 16 1 1 1 0 0 0 0 0
u10|altshift_taps_component|auto_generated 19 0 0 0 32 0 0 0 0 0 0 0 0
u10 19 0 0 0 16 0 0 0 0 0 0 0 0
u9 32 1 0 1 58 1 1 1 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated|ded_mult3|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated|ded_mult3 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated|ded_mult2|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated|ded_mult2 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated|ded_mult1|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated|ded_mult1 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u2|ALTMULT_ADD_component|auto_generated 77 0 0 0 27 0 0 0 0 0 0 0 0
u8|u2 77 51 0 51 27 51 51 51 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated|ded_mult3|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated|ded_mult3 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated|ded_mult2|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated|ded_mult2 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated|ded_mult1|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated|ded_mult1 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u1|ALTMULT_ADD_component|auto_generated 77 0 0 0 27 0 0 0 0 0 0 0 0
u8|u1 77 51 0 51 27 51 51 51 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated|ded_mult3|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated|ded_mult3 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated|ded_mult2|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated|ded_mult2 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated|ded_mult1|pre_result 25 0 0 0 25 0 0 0 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated|ded_mult1 37 9 0 9 25 9 9 9 0 0 0 0 0
u8|u0|ALTMULT_ADD_component|auto_generated 77 0 0 0 27 0 0 0 0 0 0 0 0
u8|u0 77 51 0 51 27 51 51 51 0 0 0 0 0
u8 27 0 0 0 31 0 0 0 0 0 0 0 0
u7 28 0 9 0 24 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|ws_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe16 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rs_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rs_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram 40 0 0 0 16 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|wrptr_gp 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p 3 0 0 0 0 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo2|dcfifo_component|auto_generated 21 0 0 0 36 0 0 0 0 0 0 0 0
u6|read_fifo2 21 0 0 0 35 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe19 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|ws_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe16 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rs_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rs_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram 40 0 0 0 16 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|wrptr_gp 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p 3 0 0 0 0 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|read_fifo1|dcfifo_component|auto_generated 21 0 0 0 36 0 0 0 0 0 0 0 0
u6|read_fifo1 21 0 0 0 35 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe19 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|ws_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|ws_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe16 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rs_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rs_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram 40 0 0 0 16 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|wrptr_gp 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g1p 3 0 0 0 0 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo2|dcfifo_component|auto_generated 21 0 0 0 36 0 0 0 0 0 0 0 0
u6|write_fifo2 21 0 0 0 35 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp 20 0 0 0 1 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe19 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|ws_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|ws_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe16 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rs_brp 12 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram 40 0 0 0 16 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|wrptr_gp 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p 3 0 0 0 0 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p 3 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin 10 0 0 0 10 0 0 0 0 0 0 0 0
u6|write_fifo1|dcfifo_component|auto_generated 21 0 0 0 36 0 0 0 0 0 0 0 0
u6|write_fifo1 21 0 0 0 35 0 0 0 0 0 0 0 0
u6|data_path1 20 2 0 2 18 2 2 2 0 0 0 0 0
u6|command1 35 0 2 0 23 0 0 0 0 0 0 0 0
u6|control1 30 1 0 1 32 1 1 1 0 0 0 0 0
u6|sdram_pll1 1 0 0 0 3 0 0 0 0 0 0 0 0
u6 192 140 0 140 57 140 140 140 16 0 0 0 0
u5|lpm_divide_component|auto_generated|divider|divider|add_sub_1 4 0 0 0 3 0 0 0 0 0 0 0 0
u5|lpm_divide_component|auto_generated|divider|divider|add_sub_0 2 0 0 0 2 0 0 0 0 0 0 0 0
u5|lpm_divide_component|auto_generated|divider|divider 16 0 0 0 14 0 0 0 0 0 0 0 0
u5|lpm_divide_component|auto_generated|divider 16 0 0 0 14 0 0 0 0 0 0 0 0
u5|lpm_divide_component|auto_generated 16 0 0 0 14 0 0 0 0 0 0 0 0
u5 16 4 0 4 14 4 4 4 0 0 0 0 0
u4 12 0 0 0 27 0 0 0 0 0 0 0 0
u3 2 0 0 0 3 0 0 0 0 0 0 0 0
u2 3 0 0 0 3 0 0 0 0 0 0 0 0
u0|u7 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u6 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u5 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u4 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u3 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u2 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u1 4 0 0 0 7 0 0 0 0 0 0 0 0
u0|u0 4 0 0 0 7 0 0 0 0 0 0 0 0
u0 32 14 0 14 56 14 14 14 0 0 0 0 0