Final Remarks

I must admit that I am not an expert in Verilog or in designs using FPGAs. Presented here is a final product given my best effort in the allotted time which was approximately six weeks. Two were spent searching for a project I felt good about and motivated enough to do. I want to thank Prof. Bruce Land for doing such a great job in teaching this course.